Proceedings of the 2012 International Symposium on Nonlinear Theory and its Applications
2012
Session Number:B1L-A
Session:
Number:292
Multiplier Free and Memory Less RNS to Weighted Converter for the Septenary Moduli Set {7n - 2, 7n - 1, 7n}
Hasan Amin Oseily, Ali Massoud Haidar,
pp.292-295
Publication Date:
Online ISSN:2188-5079
[1] H.L. Garner, The residue Number System, IRE Trans. On Electronic Computers, pp. 140-147, 1959.
[2] Szabo, N., and Tanaka, R. : Residue arithmetic and its application to computer technology, McGraw-Hill, New York, 1967.
[3] M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York, IEEE press, 1986.
[4] B. Parhami, Computer arithmetic: algorithms and hardware designs, Oxford University Press, 2000.
[5] Y. Wang, Residue-to-Binary Converters Based on New Chinese remainder theorems, IEEE Trans. Circuits Syst.-II, 47, 197-205, 2000.
[6] M. Hosseinzadeh, A. S. Molahosseini, K. Navi, A Fully Parallel Reverse Converter, International Journal of Electrical, Computer, and Systems Engineering, 1 , 183-187, 2007.
[7] K.W. Current, V.G. Oklobdzija, D. Maksimovic, Low-energy logic circuit techniques for multiple valued logic, Proceedings of 26th International Symposium on Multiple-Valued Logic, pp.86-90, 1996.
[8] E. Dubrova, Multiple-Valued logic in VLSI: Challenges and opportunities, Proceedings of NORCHIP’99, Norway, pp.340-350, 1999.
[9] M. A. Soderstrand and R. A. Escott, VLSI implementation in multiple-valued logic of an FIR digital filter using residue number system arithmetic, IEEE Trans. Circuits Syst., 33, pp.5-25, 1986.
[10] M. Hosseinzadeh and K. Navi, A New Moduli Set for Residue Number System in Ternary Valued Logic, Journal of Applied ciences, 7 , pp.3729-3735, 2007.