Information and Systems-Dependable Computing(Date:2009/02/26)

Presentation
表紙

,  

[Date]2009/2/26
[Paper #]
目次

,  

[Date]2009/2/26
[Paper #]
自由ソフトウェア活動と組込機器応用(自由ソフト,教育,組込技術とネットワークに関するワークショップETNET2009)

,  

[Date]2009/2/26
[Paper #]CPSY2008-88,DC2008-79
SSEST4: Summer School on Embedded System Technologies 4

Hideki TAKASE,  Taketo YATO,  Tatsuhiro OIKAWA,  Eiichiro IWATA,  Kentaro IKEDA,  Hisashi HATA,  Mami KAWAGUCHI,  Atsushi IINO,  Hisumi TAKAI,  Hiroshige NAKASHIMA,  Toshinobu MATSUBA,  Yu YOSHIMURA,  

[Date]2009/2/26
[Paper #]CPSY2008-89,DC2008-80
A Dynamic Management Technique of a Non-uniform Selective Way Cache for Reducing the Energy Consumption of Embedded Processors

Yuriko ISHITOBI,  Tohru ISHIHARA,  Hiroto YASUURA,  

[Date]2009/2/26
[Paper #]CPSY2008-90,DC2008-81
Single-Cycle-Accessible Two-Level Cache Architecture

Seiichiro YAMAGUCHI,  Tohru ISHIHARA,  Hiroto YASUURA,  

[Date]2009/2/26
[Paper #]CPSY2008-91,DC2008-82
An OS-Analyzable Power Consumption Model and Its Generation Technique for Wireless Communication Devices

Tohru ISHIHARA,  Takumi OKUHIRA,  Kenji HISAZUMI,  Takeshi KAMIYAMA,  Kazuhisa SEKINE,  Masaji KATAGIRI,  

[Date]2009/2/26
[Paper #]CPSY2008-92,DC2008-83
A Post-silicon Debug Support Using Dynamic Program Slicing on High-level Design Description

Yeonbok LEE,  Takeshi MATSUMOTO,  Masahiro FUJITA,  

[Date]2009/2/26
[Paper #]CPSY2008-93,DC2008-84
Debugging Support for Synchronization of Parallel Execution in System Level Designs

Hiroki HARADA,  Tasuku NISHIHARA,  Takeshi MATSUMOTO,  Masahiro FUJITA,  

[Date]2009/2/26
[Paper #]CPSY2008-94,DC2008-85
Fault Location in Collaborative Systems Using Abstracted Model Based Diagnosis

Takuro KUTSUNA,  Shuichi SATO,  Naoya CHUJO,  

[Date]2009/2/26
[Paper #]CPSY2008-95,DC2008-86
Design and implementation of on-chip-network switch for real-time system

Takuma KOGO,  Kazutoshi SUITO,  Nobuyuki YAMASAKI,  

[Date]2009/2/26
[Paper #]CPSY2008-96,DC2008-87
Design and Implementation of the Thread Scheduling Scheme for Responsive Multithreaded Processor

Hiroyuki UMEO,  Kazutoshi SUITO,  Akira TAKEDA,  Shinpei KATO,  Nobuyuki YAMASAKI,  

[Date]2009/2/26
[Paper #]CPSY2008-97,DC2008-88
Design and implementation of prefetch mechanism for exploiting data-level parallelism

Yusuke MURATA,  Kazutoshi SUITO,  Nobuyuki YAMASAKI,  

[Date]2009/2/26
[Paper #]CPSY2008-98,DC2008-89
Evaluation of a Method for Control of Driver Program Invocation based on Device Operation History

Shinichi TAKIGUCHI,  Hideo TANIGUCHI,  

[Date]2009/2/26
[Paper #]CPSY2008-99,DC2008-90
Development of Visualization Tool for Trace Log

Junji GOTO,  Shinya HONDA,  Takuya NAGAO,  Hiroaki TAKADA,  

[Date]2009/2/26
[Paper #]CPSY2008-100,DC2008-91
Memory Efficient Pixel-parallel Hough Transform Circuit Using Collision-free Voting Memory Access

Masayuki GOTO,  Kazuhiro NAKAMURA,  Kazuyoshi TAKAGI,  Naofumi TAKAGI,  

[Date]2009/2/26
[Paper #]CPSY2008-101,DC2008-92
A implementation of RSA encryption using Interleaved Modular Multiplication for MX Core

Wataru KUROKI,  Masahiro IIDA,  Toshinori SUEYOSHI,  

[Date]2009/2/26
[Paper #]CPSY2008-102,DC2008-93
A Simple 3D System Realized by Additional Just Dozens of Bytes : Good Performance in the Embedded Machinery without Graphic Engine

Osamu MORIKAWA,  Kenji TODA,  

[Date]2009/2/26
[Paper #]CPSY2008-103,DC2008-94
複写される方へ

,  

[Date]2009/2/26
[Paper #]
Notice for Photocopying

,  

[Date]2009/2/26
[Paper #]
12>> 1-20hit(21hit)