| Presentation | 2009-03-05 Single-Cycle-Accessible Two-Level Cache Architecture Seiichiro YAMAGUCHI, Tohru ISHIHARA, Hiroto YASUURA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A small L0-cache located between an MPU core and an L1-cache is widely used in embedded processors for reducing the energy consumption of memory subsystems. Since the L0-cache is small, if there is a hit, the energy consumption will be reduced. On the other hand, if there is a miss, at least one extra cycle is needed to access the L1-cache. This degrades the processor performance. Single-cycle-accessible Two-level Cache (STC) architecture proposed in this paper can resolve the problem in the conventional L0-cache based approach. Both a small L0 and a large L1 caches in our STC architecture can be accessed from an MPU core within a single cycle. A compilation technique for effectively utilizing the STC architecture is also presented in this paper. Experiments using several benchmark programs demonstrate that our approach reduces the energy consumption of memory subsystems by 64% in the best case and by 41% on an average without any performance degradation compared to the conventional L0-cache based approach. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Embedded system / cache memory / energy consumption |
| Paper # | CPSY2008-91,DC2008-82 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2009/2/26(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Single-Cycle-Accessible Two-Level Cache Architecture |
| Sub Title (in English) | |
| Keyword(1) | Embedded system |
| Keyword(2) | cache memory |
| Keyword(3) | energy consumption |
| 1st Author's Name | Seiichiro YAMAGUCHI |
| 1st Author's Affiliation | Graduate School of Information Science and Electrical Engineering, Kyushu University() |
| 2nd Author's Name | Tohru ISHIHARA |
| 2nd Author's Affiliation | System LSI Research Center, Kyushu University |
| 3rd Author's Name | Hiroto YASUURA |
| 3rd Author's Affiliation | Kyushu University |
| Date | 2009-03-05 |
| Paper # | CPSY2008-91,DC2008-82 |
| Volume (vol) | vol.108 |
| Number (no) | 464 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |