Presentation 2009-03-06
Design and implementation of on-chip-network switch for real-time system
Takuma KOGO, Kazutoshi SUITO, Nobuyuki YAMASAKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In recent years, processors like System-on-Chip (SoC) which various modules were integrated on have been demanded even in embedded real-time systems. If number of modules on chip increase, the bus which is classic on-chip interconnects causes significant latency when trafic becomes heavy. It is good approach to adopt Network-on-chip (NoC) which does not case significant latency when number of connected modules increase, because it is problem for real-time systems not to be able to guarantee deadline due to significant latency. However, NoC has the problem that the area of the chip grows because the buffer and the amount of wire are larger than the bus which is common interconnects. In this paper, we propose the network-switch which has a real-time function and be able to reduce the area. we evaluated to confirm the proposal technique was effective.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Real-time / Priority / NoC
Paper # CPSY2008-96,DC2008-87
Date of Issue

Conference Information
Committee DC
Conference Date 2009/2/26(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design and implementation of on-chip-network switch for real-time system
Sub Title (in English)
Keyword(1) Real-time
Keyword(2) Priority
Keyword(3) NoC
1st Author's Name Takuma KOGO
1st Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University()
2nd Author's Name Kazutoshi SUITO
2nd Author's Affiliation Department of Computer Science, Graduate School of Science and Technology, Keio University
3rd Author's Name Nobuyuki YAMASAKI
3rd Author's Affiliation Department of Computer Science, Graduate School of Science and Technology, Keio University
Date 2009-03-06
Paper # CPSY2008-96,DC2008-87
Volume (vol) vol.108
Number (no) 464
Page pp.pp.-
#Pages 6
Date of Issue