IEICE Technical Report

Print edition: ISSN 0913-5685
Online edition: ISSN 2432-6380

vol. 105, no. 451

Reconfigurable Systems

Workshop Date : 2005-12-01 / Issue Date : 2005-11-24

[PREV] [NEXT]

[TOP] | [2006] | [2007] | [2008] | [2009] | [2010] | [2011] | [2012] | [Japanese] / [English]


RECONF2005-59
A Study on Shortest Path Routing Algorithm on Reconfigurable Processor
Sho Shimizu, Yutaka Arakawa, Naoaki Yamanaka (Keio Univ.), Kosuke Shiba (IPFlex)
pp. 1 - 6

RECONF2005-60
Design of an application layer processing engine using dynamic reconfiguration
Yutaka Sugawara, Mary Inaba, Kei Hiraki (Univ. Tokyo)
pp. 7 - 12

RECONF2005-61
A solution for perfect classified networks
Charlotte Roesener, Hidetaka Kojou, Hiroaki Nishi (Keio Univ.)
pp. 13 - 18

RECONF2005-62
Anomaly Detection Mechanism installed in Dynamic Reconfigurable Processor
Takashi Isobe, Shinji Nishimura (Hitachi)
pp. 19 - 24

RECONF2005-63
Proposal of a virus check system using FPGA
Kei Shimane (Toho Univ.), Yosuke Iijima (Univ. Of Tsukuba), Eiichi Takahashi (AIST), Tatsumi Furuya (Toho Univ.), Tetsuya Higuchi (AIST)
pp. 25 - 30

RECONF2005-64
Permanent Fault Detection for FPGA by Reconfiguration
Yousuke Nakamura, Kei Hiraki (Tokyo Univ.)
pp. 31 - 36

RECONF2005-65
Architecture Overview of Reconfigurable Processor FE-GA for Digital Media Processing
Takanobu Tsunoda, Masashi Takada, Yohei Akita, Hiroshi Tanaka, Makoto Satoh, Masaki Ito (Hitachi)
pp. 37 - 41

RECONF2005-66
Performance/Area Improvement of Reconfigurable Processor EF-GA by Hierarchical Memory Control of Configuration Data
Masashi Takada, Takanobu Tsunoda, Yohei Akita, Hiroshi Tanaka, Makoto Satoh, Masaki Ito (Hitachi)
pp. 43 - 47

RECONF2005-67
Study of Audio Software on Reconfigurable Processor "FE-GA"
Hiroshi Tanaka, Takanobu Tsunoda, Yohei Akita, Masashi Takada, Masaki Ito, Makoto Satoh (Hitachi)
pp. 49 - 53

RECONF2005-68
Mapping of FFT onto Reconfigurable Processor FE-GA
Makoto Satoh, Hiroshi Tanaka, Takanobu Tsunoda, Masashi Takada, Yohei Akita, Masaki Ito (Hitachi, Ltd.)
pp. 55 - 60

RECONF2005-69
FPGA implementation of H.264/AVC encoder using soft processor core
Yutaka Okamoto, Keisuke Iwai, Takakazu Kurokawa (NDA)
pp. 61 - 66

RECONF2005-70
Motion controller on a reconfigurable device for birateral forceps robots
Ena Ishii, Hiroaki Nishi, Kouhei Ohnishi (Keio Univ.)
pp. 67 - 72

RECONF2005-71
A Study of The High-Speed Reconfigurable System for The Object Recognition
Hiroshi Kadota, Shingo Kasaki (Kyushu Univ.), Akiyoshi Wakatani (Konan Univ.)
pp. 73 - 78


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan