Summary

International Technical Conference on Circuits/Systems, Computers and Communications

2008

Session Number:P1

Session:

Number:P1-40

A Novel Instruction Set for the Packet Processing on the Network ASIP

Won-Young Chung,  Yeo-Phil Yoon,  Yong-Surk Lee,  

pp.-

Publication Date:2008/7/7

Online ISSN:2188-5079

DOI:10.34385/proc.39.P1-40

PDF download (409.5KB)

Summary:
In this paper, we propose a new instruction set for a network ASIP(Application Specific Instruction-set Processor). The new instruction set was designed for the packet processing engine on a network router. The network ASIP to accelerate the packet processing operation was built on a baseline ASIP, which is based on the general RISC structure. The new instruction set is divided into two groups. They are operated on each of its functional unit within the execution stage. After the derivation of the HDL-model from LISA, the functional units were replaced by a hand-written Verilog-HDL.