Summary

International Technical Conference on Circuits/Systems, Computers and Communications

2008

Session Number:P1

Session:

Number:P1-24

The Regularized FPGA Development Platform Verification Flow for Wireless Mobile SoC

Hyunil Kwon,  Jookwang Kim,  Sangmin Bae,  Kyungho Kim,  Chungyong Lee,  

pp.-

Publication Date:2008/7/7

Online ISSN:2188-5079

DOI:10.34385/proc.39.P1-24

PDF download (254.9KB)

Summary:
In the development and commercialization phase of information technology products embedded with the special purposed system on a chip (SoC), field-programmable gate array (FPGA) based platform has been widely used as the logic function test methodology for basic or advanced features and mobile station emulator. In this situation, to define the uniform verification approach on FPGA development platform, we introduce a regularized verification flow. To evaluate its availability, we consider 3rd generation partnership project (3GPP)-series Release 7 high speed packet access (HSPA) specifications. Finally along with this regularized verification flow, we have fully evaluated our implemented physical/higher layer of HSPA.