Summary

Proceedings of the 2013 International Symposium on Nonlinear Theory and its Applications

2013

Session Number:C4L-D

Session:

Number:503

A PWM-mode CMOS Threshold-coupled-map Circuit Robust to Device Mismatches

Seiji Uenohara,  Daisuke Atuti,  Kenji Matsuzaka,  Hakaru Tamukoh,  Takashi Morie,  Kazuyuki Aihara,  

pp.503-506

Publication Date:

Online ISSN:2188-5079

DOI:10.15248/proc.2.503

PDF download (558.3KB)

Summary:
In order to develop large-scale coupled nonlinear dynamical systems using CMOS integrated circuits, we propose a threshold-coupled-map element circuit that is robust to CMOS device mismatch. We have already proposed a voltage- and a current-waveform-sampling-mode circuits which can achieve arbitrary analog nonlinear dynamics in the time domain by using pulse width/phase modulation (PWM/PPM) signals. The voltage-samplingmode circuit is robust to device mismatches of CMOS circuit elements, while the current-sampling-mode circuit facilitates weighted summation. These advantages are important for developing a large-scale coupled array circuit. In this study, we propose a new circuit that is robust to DC offset voltage variation as well as current variation, by utilizing the advantage of both sampling-mode circuits. We show the robustness of the proposed circuit by an HSPICE circuit simulation.

References:

[1] K. Kaneko, “Period-doubling of kink-antikink patterns, quasiperiodicity in anti-ferro-like structures and spatial intermittency in coupled logistic lattice,” Prog. Theor. Phys., vol. 72, no. 3, pp. 480-486, 1984.

[2] K. Kaneko, “Spatiotemporal intermittency in coupled map lattices,” Prog. Theor. Phys., vol. 74, no. 5, pp. 1033-1044, 1985.

[3] K. Kaneko, “Chaotic but regular posi-nega switch among coded attractors by cluster-size variation,” Phys. Rev. Lett., vol. 63, no. 3, pp. 219-223, 1989.

[4] T. Yanagita and K. Kaneko, “Coupled map lattice model for convection,” Phys. Lett. A, vol. 175, no. 6, pp. 415-420, 1993.

[5] S. Sinha, “Unidirectional adaptive dynamics,” Phys. Rev. E, vol. 49, no. 6, pp. 4832-4842, 1994.

[6] D. Atuti, T. Morie, and K. Aihara, “A currentsampling-mode CMOS arbitrary chaos generator circuit using pulse modulation approach,” IEICE trans. Fundamentals., vol. 92, no. 5, pp. 1308-1315, 2009.

[7] T. Morie, D. Atuti, K. Ifuku, Y. Horio, and K. Aihara, “A CMOS nonlinear-map circuit array for thresholdcoupled chaotic maps using pulse-modulation approach,” in European Conf. on Circuit Theory and Design (ECCTD), 2011, pp. 126-129.