Summary
International Symposium on Antennas and Propagation
2013
Session Number:FA-2(B)
Session:
Number:FA-2(B)-4
60 GHz On-Chip Loop Antenna Integrated in a 0.18 μm CMOS Technology
Yuki Yao, Takuichi Hirano, Kenichi Okada, Jiro Hirokawa, Makoto Ando,
pp.-
Publication Date:2013/10/22
Online ISSN:2188-5079
DOI:10.34385/proc.54.FA-2(B)-4
PDF download (388.3KB)
Summary:
This paper describes the electromagnetic (EM) field analysis of a 60 GHz on-chip loop antenna integrated in a 0.18 μm CMOS Technology. The simulation was compared with the measurement. The reflection coefficient showed good agreement between simulation and measurement by assuming a conductive layer of about 1 μm in the simulation. The radiation efficiency is calculated and it was found that the radiation efficiency can be improved by reducing conductivity of the silicon substrate. The radiation efficiency of 82.6% can be achieved if conductivity is less than 0.1 S/m.