Summary
International Technical Conference on Circuits/Systems, Computers and Communications
2008
Session Number:C6
Session:
Number:C6-4
Implementation of a Functional Verification System using SystemC
Myoung-Keun You, Young-Jin Oh, Gi-Yong Song,
pp.-
Publication Date:2008/7/7
Online ISSN:2188-5079
Summary:
The implementation of a functional verification system using SystemC, system-level design language, is presented in this paper. SystemC is used in system-level design methodology because of the capability of system architectural model description and hardware/software design. The implemented verification system, which consists of various SystemC modules, in this paper can explore design space using SystemC and verify functional correction of progressive refined module in RTL HDL. The functional verification is performed on a simple device-under-test, the transposed FIR filter. Connections between SystemC simulation kernel and HDL simulator are achieved through user-defined system function of HDL simulator and communication channel.