Summary
Asia-Pacific Conference on Communications
2008
Session Number:15-PM1-E
Session:
Number:1569126399
Design and Implementation of Pipelined DRR ASIC
Yi-Mao Hsiao, Ming-Jen Chen, Yier Chen, Yuan-Sun Chu, Cheng-Shong Wu,
pp.-
Publication Date:2008/10/14
Online ISSN:2188-5079
DOI:10.34385/proc.27.1569126399
Summary:
In this paper, a novel scheme called Pipelined Deficit Round Robin (PDRR) is proposed for packet scheduler. We reorder the processing stages and use the pipelined method to reduce the delay time. The scheme preserves O(1) complexity in hardware. By the simulation result, PDRR has 60% improvement better delay time than DRR. The ASIC operates approximately 3.5ns by 0.18 um CMOS technology and supplied with 1.8V and power dissipation is 47 mW. The area is 0.845 mm X 0.879 mm involving pads. It can furnish approximately 285.71 MHz so that is enough to satisfy OC-768.