Information and Systems-Dependable Computing(Date:2002/11/29)

Presentation
表紙

,  

[Date]2002/11/29
[Paper #]
目次

,  

[Date]2002/11/29
[Paper #]
Formal Verification of Self-Testing Property of Combinational Circuits and its Parallelization

Shinji OKAMOTO,  Kazuo KAWAKUBO,  

[Date]2002/11/29
[Paper #]DC2002-72
Application of Residue Code to 2'sC Arithmetic Operations

Kiyoshi FURUYA,  Kohei MARUYAMA,  Naoto TAKEUCHI,  

[Date]2002/11/29
[Paper #]DC2002-73
Retrospection on Development of Fail Safe computers

Ikumasa OKUMURA,  

[Date]2002/11/29
[Paper #]DC2002-74
Autonomous Fault Tolerant Computer for SERVIS-2 Satellite

Hiroki HIHARA,  Kazuyuki YAMADA,  Masaki ADACHI,  Kenji MITANI,  Masatsugu AKIYAMA,  Kazumori HAMA,  

[Date]2002/11/29
[Paper #]DC2002-75
Study of the basic specification for New ATS System

Mitsuyoshi FUKUDA,  Kenichi MANABE,  Kazutoshi SATO,  

[Date]2002/11/29
[Paper #]DC2002-76
Evaluation Methods of Safety Technologies for Railway Signalling : Evaluation of the Safety Technology by the Delphi Method

Koji IWATA,  Ikuo WATANABE,  Shigeto Hiraguri,  Yuji Hirao,  Hideo Nakamura,  Yoshihisa Saito,  

[Date]2002/11/29
[Paper #]DC2002-77
Safety Enhancement Approach for in Railway Signalling

Yuji HIRAO,  Ikuo WATANABE,  Noriyuki NISHIBORI,  Shigeto HIRAGURI,  Hideo NAKAMURA,  

[Date]2002/11/29
[Paper #]DC2002-78
[OTHERS]

,  

[Date]2002/11/29
[Paper #]