Electronics-Integrated Circuits and Devices(Date:1998/05/22)

Presentation
表紙

,  

[Date]1998/5/22
[Paper #]
目次

,  

[Date]1998/5/22
[Paper #]
Design of a Multiple-Valued Logic-in-Memory VLSI Using Floating-Gate MOS Transistors

Takahiro Hanyu,  kaname Teranishi,  Michitaka Kameyama,  

[Date]1998/5/22
[Paper #]
Reconfiguration Method of Processor Arrays using Self-Organizing Map

Noritaka SHIGEI,  Hiromi MIYAJIMA,  

[Date]1998/5/22
[Paper #]
A Reconstruction of 3D Mesh Arrays

Satour Nakamura,  Tadayoshi Horita,  Itsuo Takanami,  

[Date]1998/5/22
[Paper #]
Enhanced Communication in Fault-Tolerant Processor Arrays Using Additional Bypass Linking Allocated by Graph-Node Coloring

Nobuo Tsuda,  

[Date]1998/5/22
[Paper #]
A Construction of Feedforward Neural Networks for Large Scale Parallel Processing

Hitoshi Fujiwara,  Itsuo Takanami,  

[Date]1998/5/22
[Paper #]
Pulse Mode Multilayer Neural Network with Voting Neurons

Hiroomi HIKAWA,  

[Date]1998/5/22
[Paper #]
A Constructing of Fault-Tolerant Feedforward Neural Networks for Weight Faults

Itsuo Takanami,  Unpei Yoh,  

[Date]1998/5/22
[Paper #]
Switched Diffusion Analog Memory with feedback circuit

Tomochika Harada,  Shigeo Sato,  Koji Nakajima,  

[Date]1998/5/22
[Paper #]
Noise Effects and Fault Tolerance in Backpropagation Learning

T Morie,  T Nakamura,  M Nagata,  A Iwata,  

[Date]1998/5/22
[Paper #]
Basic Theorems for Variable Voltage Low Power Processors

Tohru ISHIHARA,  Hiroto YASUURA,  

[Date]1998/5/22
[Paper #]
Verification of Scalable Circuits with Ring Structure by Using Regular Expression

Hiroshi TOSHIMA,  Tomohiro YONEDA,  

[Date]1998/5/22
[Paper #]
Test Generation for Sequential Circuits Using State Transition and Test Set of Combinational Circuit Part

Tetsu Hasegawa,  kyoko Miura,  Toshiaki Ohmameuda,  Hideo Ito,  

[Date]1998/5/22
[Paper #]
The Fault Tolerant Method for a Parallel Computer LSC

Masaru Fukushi,  Akiko Narita,  Satoshi Mizuta,  Yoshio Yoshioka,  

[Date]1998/5/22
[Paper #]
A Method of Testing Time Minimization for Core-Based System LSIs

Makoto SUGIHARA,  Hiroshi DATE,  Hiroto YASUURA,  

[Date]1998/5/22
[Paper #]
[OTHERS]

,  

[Date]1998/5/22
[Paper #]