IEICE Technical Report

Online edition: ISSN 2432-6380

Volume 120, Number 400

VLSI Design Technologies

Workshop Date : 2021-03-03 - 2021-03-04 / Issue Date : 2021-02-24

[PREV] [NEXT]

[TOP] | [2017] | [2018] | [2019] | [2020] | [2021] | [2022] | [2023] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

VLD2020-67
Energy Efficient Approximate Storing to MRAM for Deep Neural Network Tasks in Edge Computing
Yoshinori Ono, Kimiyoshi Usami (SIT)
pp. 1 - 6

VLD2020-68
Evaluation on Approximate Multiplier for CNN Calculation
Yuechuan Zhang, Masahiro Fujita, Takashi Matsumoto (UTokyo)
pp. 7 - 12

VLD2020-69
A performance and resources estimation of AI Inference circuit on FPGAs
Ryo Yamamoto, Iwagawa Hidetoshi, Yoshihiro Ogawa (MELCO)
pp. 13 - 17

VLD2020-70
The Design and Development of of Quantized Neural Networks Library for Exact Hardware Emulation
Masato Kiyama, Yasuhiro Nakahara, Motoki Amagasaki, Masahiro Iida (Kumamoto Univ.)
pp. 18 - 23

VLD2020-71
[Memorial Lecture] Scheduling Sparse Matrix-Vector Multiplication onto Parallel Communication Architecture
Mingfei Yu, Ruitao Gao, Masahiro Fujita (Univ. Tokyo)
pp. 24 - 29

VLD2020-72
[Memorial Lecture] Mode-wise Voltage-scalable Design with Activation-aware Slack Assignment for Energy Minimization
TaiYu Cheng (Osaka Univ.), Yutaka Masuda (Nagoya Univ.), Jun Nagayama, Yoichi Momiyama (Socionext Inc.), Jun Chen, Masanori Hashimoto (Osaka Univ.)
p. 30

VLD2020-73
[Memorial Lecture] Dynamical Decomposition and Mapping of MPMCT Gates to Nearest Neighbor Architectures
Atsushi Matsuo, Wakaki Hattori, Shigeru Yamashita (Ritsumeikan University)
p. 31

VLD2020-74
Measurement of Voltage-variation-tolerant Temperature Sensor for Standard CMOS Chip with On-chip Solar Cell
Shuto Murohara, Tatsuya Banno, Tomoya Kimura, Takashi Imagawa, Hiroyuki Ochi (Ritsumeikan Univ.)
pp. 32 - 37

VLD2020-75
Aggregating Service Functions in Full Hardware Implementation of RTOS-Based Systems
Iori Muguruma, Nagisa Ishiura, Takuya Ando (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM RI/KYOTO)
pp. 38 - 43

VLD2020-76
Heuristic Algorithms for Dynamic Scheduling of Moldable Tasks in Multicore Embedded Systems
Takuma Hikida, Hiroki Nishikawa, Hiroyuki Tomiyama (Ritsumeikan Univ.)
pp. 44 - 49

VLD2020-77
Highly Efficient Simulation Method to Find Hardware Trojans Hidden in Semiconductor Chips
Kazuki Yasuda, Kazuki Monta, Daichi Nakagawa, Masaru Mashiba, Takuji Miki, Makoto Nagata (Kobe Univ.)
pp. 50 - 54

VLD2020-78
Counteracting Chip Transplantation Attack using Hologram on Epoxy Covering
Takashi Sudo, Takeshi Sugawara (UEC)
pp. 55 - 60

VLD2020-79
Design space exploration on low energy embedded multi-core processors
Sayuri Onagi, Yuko Hara (Tokyo Tech)
pp. 61 - 66

VLD2020-80
High-level synthesis of approximate circuits with two-level accuracies
Kenta Shirane, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama (Ritumeikan Univ.)
pp. 67 - 72

VLD2020-81
A Fundamental Study on Three-Dimensional Module Placement for Layered Three-Dimensional LSI
Tomohiro Noguchi, Hindawi Omran, Mineo Kaneko (JAIST)
pp. 73 - 78

VLD2020-82
Design of Area-Efficient Response Generator for CMOS Image Sensor PUF
Masanori Aoki, Shunsuke Okura, Masayoshi Shirahata, Takeshi Fujino (Ritsumeikan Univ.)
pp. 79 - 84

VLD2020-83
A Low-Latency Memory Encryption Scheme with Tweakable Block Cipher and Its Hardware Design
Maya Oda, Rei Ueno, Naofumi Homma (Tohoku Univ.), Akiko Inoue, Kazuhiko Minematsu (NEC)
pp. 85 - 90

VLD2020-84
Design and Evaluation of Efficient AES S-box Hardware with Optimization of Linear Mappings
Ayano Nakashima, Rei Ueno, Naofumi Homma (Tohoku Univ.)
pp. 91 - 96

VLD2020-85
Experiments of Data Authenticity Verification in Multi-Node IoT Systems Using Elliptic Curve Digital Signature Chips
Yuya Takahashi, Takuya Matsumaru, Kazuki Monta (Kobe Univ.), Toshihiro Sato, Takaaki Okidono (ECSEC Lab), Takuji Miki, Noriyuki Miura, Makoto Nagata (Kobe Univ.)
pp. 97 - 101

VLD2020-86
FPGA Implementation of Lightweight Cipher Chaskey through High-Level Synthesis and its Evaluation of Side-Channel Attack Resistance
Saya Inagaki, Mingyu Yang (Tokyo Tech), Yang Li, Kazuo Sakiyama (UEC), Yuko Hara (Tokyo Tech)
pp. 102 - 107

VLD2020-87
Power Analysis Attack on a Unrolled Midori128 and its Evaluation
Shu Takemoto, Yoshiya Ikezaki, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.)
pp. 108 - 113

VLD2020-88
Survey on intrusion detection system for Vehicle Security Techniques
Ayaka Matsushita, Takao Okubo (IISEC)
pp. 114 - 119

VLD2020-89
Security Evaluation of an IoT Cloud Service against Local Attacks
Makoto Ishida, Takeshi Sugawara (UEC)
pp. 120 - 125

VLD2020-90
Screen Information Reconstruction from High Resolution Displays Focusing on Multiple Leakage Frequencies
Kimihiro Arai, Daisuke Fujimoto, Yuichi Hayashi (NAIST)
pp. 126 - 129

VLD2020-91
Fundamental Study on Evaluation of EM Information Leakage from Smart Speakers with Different Installation Environments and Its Countermeasures
Shogo Fukushima, Daisuke Fujimoto, Yuichi Hayashi (NAIST)
pp. 130 - 135

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan