IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 548 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
RISING
(3rd)
2023-10-31
10:45
Hokkaido Kaderu 2・7 (Sapporo) [Poster Presentation] Beyond 5G/6G Functional Architecture and its Applications -- Creation of new services that transcend the boundaries of industrial fields --
Mitsuhiro Azuma, Kentaro Ishizu, Koji Zettsu, Nguyen Do-Van, Takaya Miyazawa, Hiroaki Harai (NICT)
This poster presents a Beyond5G/6G functional architecture for creating new services by combining various functional gro... [more]
RISING
(3rd)
2023-10-31
13:00
Hokkaido Kaderu 2・7 (Sapporo) [Poster Presentation] Formulation and Solution of Microservice Configuration for In-Network Computing Environment
Tomonori Yokono, Takuji Tachibana (Univ. Fukui)
Microservices architecture is well-suited for agile development practices due to its high degree of flexibility and scal... [more]
RECONF 2023-09-14
16:20
Tokyo Tokyo University of Agriculture and Technology Koganei campus
(Primary: On-site, Secondary: Online)
Integrating RISC-V Vector Extension and SMT for Embedded AI Workloads
Hidetaro Tanaka, Shogo Takata, Hironori Nakajo (TUAT) RECONF2023-22
In this paper, we plan to implement a processor that accelerates AI workloads by integrating RISC-V vector extensions th... [more] RECONF2023-22
pp.13-14
RECONF 2023-09-14
16:40
Tokyo Tokyo University of Agriculture and Technology Koganei campus
(Primary: On-site, Secondary: Online)
Implementation and Evaluation of a Hardware Accelerator using High-Speed Data Transfer with the Vector Register Sharing Mechanism
Go Akamatsu, Tomoaki Tanaka (TUAT), Kiyofumi Tanaka (JAIST), Yasunori Osana (Kumamoto Univ.), Takefumi Miyoshi (Wasalabo), Jubee Tada (Yamagata Univ.), Hironori Nakajo (TUAT) RECONF2023-24
Vector processors can load lots of data and perform operations in parallel.
The Vector Register Sharing Mechanism, prop... [more]
RECONF2023-24
pp.18-19
RECONF 2023-08-04
15:35
Hokkaido Hakodate Arena
(Primary: On-site, Secondary: Online)
Improving Data Transfer Efficiency in Many-Core Systems with a RISC-V ISA Extension
Masaru Nishimura, Yuxi Tan, Yoshiki Yamaguchi (Tsukuba Univ.) RECONF2023-16
The difficulty of balancing usability and efficient use of PEs and insufficient memory bandwidth are major issues for ma... [more] RECONF2023-16
pp.13-18
SeMI, RCS, RCC, NS, SR
(Joint)
2023-07-14
15:25
Osaka Osaka University Nakanoshima Center + Online
(Primary: On-site, Secondary: Online)
Initial Design and Evaluation of the Monitoring System for the CYPHONIC Cloud
Yoshiya Suzuki, Kazushige Matama, Ren Goto, Guilherme Seidy Ujiie, Katsuhiro Naito (AIT), Hidekazu Suzuki (Meijo Univ.) SeMI2023-39
The authors have proposed CYber PHysical Overlay Network over Internet Communication (CYPHONIC) as a technology to achie... [more] SeMI2023-39
pp.82-87
PN, NS, OCS
(Joint)
2023-06-09
13:00
Kagawa
(Primary: On-site, Secondary: Online)
Arachtecture separating storage and computing based on NVMe over Fabrics
Tomoya Takahashi, Kohei Shiomoto (TCU) PN2023-11
A paradigm shift toward dis-aggregated computing, where computing resources such as CPU, memory, and storage are realize... [more] PN2023-11
pp.40-47
RECONF 2023-06-08
15:10
Kochi Eikokuji Campus, Kochi University of Technology
(Primary: On-site, Secondary: Online)
Study on mapping methods for Elastic CGRA
Makoto Saito, Takuya Kojima, Hideki Takase, Hiroshi Nakamura (UT) RECONF2023-1
CGRA (Coarse-Grained Reconfigurable Architecture) is an architecture with a two-dimensional array of processing elements... [more] RECONF2023-1
pp.1-6
QIT
(2nd)
2023-05-30
11:15
Kyoto Katsura Campus, Kyoto University Acceleration of Quantum Circuit Simulation through Low-level Optimization
Nilton Filho, Taketoshi Iyota (Soka Univ.)
Simulating quantum computation on a classical computer has many applications, including verification of quantum algorith... [more]
RCC, ISEC, IT, WBS 2023-03-15
11:00
Yamaguchi
(Primary: On-site, Secondary: Online)
[Invited Talk] Virtualized terminal utilizing the terahertz band for high-capacity communications toward Beyond 5G/6G
Takahiro Hayashi, Yoshio Kunisawa, Tatsuya Nagao, Kazuki Takezawa, Satoshi Ito, Hiromi Matsuno, Yoji Kishi (KDDI Research, Inc) IT2022-110 ISEC2022-89 WBS2022-107 RCC2022-107
In the 2030s, when Beyond 5G/6G is expected to be realized, a cyber-physical system (CPS) that integrates physical and c... [more] IT2022-110 ISEC2022-89 WBS2022-107 RCC2022-107
pp.263-268
IN, NS
(Joint)
2023-03-02
11:00
Okinawa Okinawa Convention Centre + Online
(Primary: On-site, Secondary: Online)
Revisiting the Transport Layer Design for Cross-Layer Cooperation towards Just-in-Time Data Communication
Hirochika Asai (PFN) IN2022-68
As various applications have been developed over the Internet, the requirements from these applications have also become... [more] IN2022-68
pp.16-21
IN, NS
(Joint)
2023-03-02
15:00
Okinawa Okinawa Convention Centre + Online
(Primary: On-site, Secondary: Online)
per-UE-type Monolithic 5GC - Implementation and evaluation of per-UE SMNF
Tatsuro Murata, Tomoaki Kanaya, Hiroki Watanabe, Keiichi shima, Tomoya Hasegawa, Ryoji Hirai, Hirotaka Nishino (Softbank Corp.), Kunio Akashi, Yuji Sekiya (The Univ. of Tokyo), Katsuhiro Horiba (Softbank Corp.) NS2022-193
The standard 5G Core Network (5GC) is designed as a distributed microservice architecture and consists of multiple Netwo... [more] NS2022-193
pp.151-156
HWS, VLD 2023-03-01
13:25
Okinawa
(Primary: On-site, Secondary: Online)
Programmable Binary Hyperdimensional Computing Accelerator for Low Power Devices
Yuya Isaka (NAIST), Nau Sakaguchi (SJSU), Michiko Inoue (NAIST), Michihiro Shintani (KIT) VLD2022-76 HWS2022-47
Hyperdimensional computing (HDC) can perform various cognitive tasks efficiently by mapping data to hyperdimensional vec... [more] VLD2022-76 HWS2022-47
pp.19-24
HWS, VLD 2023-03-02
14:40
Okinawa
(Primary: On-site, Secondary: Online)
[Memorial Lecture] A method for synthesizing quantum circuits satisfying NNA constraints using SMT solvers
Kyehei Seino, Shigeru Yamashita (Ritsumeikan University) VLD2022-94 HWS2022-65
It is natural to assume that we can perform quantum operations be-
tween only two adjacent physical qubits (quantum bit... [more]
VLD2022-94 HWS2022-65
p.112
QIT
(2nd)
2022-12-08
14:00
Kanagawa Keio Univ.
(Primary: On-site, Secondary: Online)
[Poster Presentation] Mapping to Nearest-Neighbor Architectures by Appling Gaussian Elimination Iteratively
Zanhe Qi, Shigeru Yamashita (Ritsumeikan Univ.)
Quantum circuits should be implemented on a so-called Nearest Neighbor Architecture (NNA) that supports two-qubit operat... [more]
CCS 2022-11-18
09:50
Mie
(Primary: On-site, Secondary: Online)
Consideration of an indicator of the total channels suitable for CNN
Chisato Takahashi, Kenya Jin'no (TCU) CCS2022-54
Neural Architecture Search (NAS), which aims to automatically optimize the structure in order to search for neural netwo... [more] CCS2022-54
pp.57-60
CPSY, DC, IPSJ-ARC [detail] 2022-07-29
09:45
Yamaguchi Kaikyo Messe Shimonoseki
(Primary: On-site, Secondary: Online)
CPSY2022-13 DC2022-13 (To be available after the conference date) [more] CPSY2022-13 DC2022-13
pp.71-76
ICM 2022-07-07
14:50
Hokkaido Tokachi Plaza
(Primary: On-site, Secondary: Online)
[Invited Talk] Zero Trust Architecture and Risk Management
Yuki Unno (Fujitsu Research) ICM2022-14
This paper describes what zero-trust architecture is, what are the threats to zero-trust architecture, and the risk mana... [more] ICM2022-14
pp.21-23
NC, IBISML, IPSJ-BIO, IPSJ-MPS [detail] 2022-06-27
14:25
Okinawa
(Primary: On-site, Secondary: Online)
A Bagging Method to Improve the Accuracy of Gaussian Process Regression for Neural Architecture Search
Rion Hada, Masao Okita, Fumihiko Ino (Osaka Univ.) NC2022-2 IBISML2022-2
The goal of this study is to improve performance estimation for neural network architectures in neural architecture sear... [more] NC2022-2 IBISML2022-2
pp.6-13
SR 2022-05-11
13:30
Tokyo NICT Koganei
(Primary: On-site, Secondary: Online)
[Invited Talk] Goals of Beyond 5G R&D at NICT -- Heart behind the NICT White Paper --
Kentaro Ishizu (NICT) SR2022-1
The future society after 2030 is required to respond to sudden social issues such as infectious diseases as well as the ... [more] SR2022-1
pp.1-7
 Results 21 - 40 of 548 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan