IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev CPSY Conf / Next CPSY Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Toshinori Sueyoshi (Kumamoto Univ.)
Vice Chair Syuuichi Sakai (Univ. of Tokyo), Yoshio Miki (Hitachi)
Secretary Morihiro Kuga (Kumamoto Univ.), Akira Asato (Fujitsu)
Assistant Hidetsugu Irie (Univ. of Tokyo)

Conference Date Fri, Oct 31, 2008 10:00 - 16:45
Topics Advanced Computer System Technologies, etc. 
Conference Place  
Transportation Guide http://www.hiroshima-cu.ac.jp/guide/index.html
Contact
Person
Prof. Tetsuo Hironaka
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Fri, Oct 31 AM 
10:00 - 11:00
(1) 10:00-10:30 High-speed page data transfer mechanism on Tender CPSY2008-29 Naofumi Kado, Toshihiro Tabata, Hideo Taniguchi (Okayama Univ.)
(2) 10:30-11:00 HyperShield: A Virtual Machine Monitor for Migrating Running OS to a Secure Virtual Machine CPSY2008-30 Tsutomu Nomoto, Yoshihiro Oyama (UEC)
  11:00-11:15 Break ( 15 min. )
Fri, Oct 31 AM 
11:15 - 12:15
(3) 11:15-12:15 [Special Invited Talk]
The Proposal of the MPLD Architecture for High Performance Computing CPSY2008-31
Tetsuo Hironaka, Naoki Hirakawa (Hiroshima City Univ.), Masanori Yoshihara (Hiroshima City Univ./Renesas Technorogy Corp.), Kazuya Tanigawa (Hiroshima City Univ.), Masayuki Sato (Taiyo Yuden Co., Ltd.)
  12:15-13:15 Lanch ( 60 min. )
Fri, Oct 31 PM 
13:15 - 14:15
(4) 13:15-14:15 [Special Invited Talk]
System LSI Device "MX-G" with Matrix Type Massively Parallel Processor
-- MX core massively parallel processor achives 17GOPS at 168MHz for low-power and high-speed execution of sophisticates image processing tasks --
CPSY2008-32
Takeshi Nakamura (Renesas)
  14:15-14:30 Break ( 15 min. )
Fri, Oct 31 PM 
14:30 - 16:45
(5) 14:30-15:00 Optimization method of data communication PEs for Massively Parallel SIMD processor CPSY2008-33 Sumio Hirota, Akihiro Kodama, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.)
(6) 15:00-15:30 Development of Improved Variable Stages Pipeline Architecture and its LSI Design CPSY2008-34 Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo (Mie Univ)
  15:30-15:45 Break ( 15 min. )
(7) 15:45-16:15 Performance Evaluation of a Large Scale Reconfigurable Data-Path Utilized for Scientific Application CPSY2008-35 Hiroshi Kataoka (Kyushu Univ.), Hiroaki Honda (ISIT), Farhad Mehdipour, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
(8) 16:15-16:45 Flooding Performance Evaluation for Ad Hoc Wireless Network CPSY2008-36 Takuo Nakashima, Yuich Hattori, Yuich Hattori (Tokai Univ.)

Announcement for Speakers
General TalkEach speech will have 25 minutes for presentation and 5 minutes for discussion.
Special Invited TalkEach speech will have 50 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Morihiro KUGA (Kumamoto Univ.)
TEL +81-96-342-3647, FAX +81-96-342-3599
E--mail: am-u 


Last modified: 2008-09-03 12:14:47


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /  
 
 Go Top  Go Back   Prev CPSY Conf / Next CPSY Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan