IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Akira Matsuzawa (Tokyo Inst. of Tech.)
Vice Chair Kunio Uchiyama (Hitachi)
Secretary Yoshiharu Aimoto (NECEL), Makoto Nagata (Kobe Univ.)
Assistant Minoru Fujishima (Univ. of Tokyo), Yoshio Hirose (Fujitsu Labs.)

Conference Date Thu, Apr 17, 2008 09:25 - 17:00
Fri, Apr 18, 2008 10:00 - 16:35
Topics  
Conference Place  

Thu, Apr 17 AM 
09:25 - 17:00
(1) 09:25-10:15 [Invited Talk]
A Single-Power-Supply 0.7V 1GHz 45nm SRAM with an Asymmetrical Unit β-ratio Memory Cell
Takahiko Sasaki, Atsushi Kawasumi, Tomoaki Yabe, Yasuhisa Takeyama, Osamu Hirabayashi, Keiichi Kushida (Toshiba Corp.), Akihito Tohata (Toshiba Microelectronics Corp.), Akira Katayama, Gou Fukano, Yuki Fujimura, Nobuaki Otsuka (Toshiba Corp.)
(2) 10:15-11:05 [Invited Talk]
65nm Low-Power High-Density SRAM Operable at 1.0V under 3sigma Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS
Masanao Yamaoka (Hitachi, Ltd.), Noriaki Maeda, Yasuhisa Shimazaki (Renesas), Kenichi Osada (Hitachi, Ltd.)
  11:05-11:15 Break ( 10 min. )
(3) 11:15-12:05 [Invited Talk]
An 833MHz Pseudo Two-Port Embedded DRAM for Graphics Applications
Mariko Kaku, Hitoshi Iwai, Takeshi Nagai, Masaharu Wada, Atsushi Suzuki, Tomohisa Takai, Naoko Itoga, Takayuki Miyazaki, Takayuki Iwai (Toshiba), Hiroyuki Takenaka (Toshiba Microelectronics), Takehiko Hojo, Shinji Miyano, Nobuaki Otsuka (Toshiba)
  12:05-13:05 Lunch ( 60 min. )
(4) 13:05-13:55 [Invited Talk]
Embedded DRAM Technology for Consumer Electronics
Hiroki Shirai, Ryousuke Ishikawa, Yuichi Itoh, Takuya Kitamura, Mami Takeuchi, Takashi Sakoh, Ken Inoue, Tohru Kawasaki, Nobuyuki Katsuki, Hiroyuki Hoshizaki, Shinichi Kuwabara, Hidetaka Natsume, Masato Sakao, Takaho Tanigawa (NEC Electronics)
(5) 13:55-14:20 A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology Dai Nakamura, Kazushige Kanda, Masaru Koyanagi, Toshio Yamamura, Koji Hosono, Masahiro Yoshihara (Toshiba), Toru Miwa, Yosuke Kato (Sandisk), Alex Mak, Siu Lung Chan, Frank Tsai, Raul Cernea, Binh Le (Sandisk Corp.), Eiichi Makino, Takashi Taira (Toshiba)
(6) 14:20-15:10 [Invited Talk]
NAND Flash Memory and SSD
Ken Takeuchi (University of Tokyo)
  15:10-15:20 Break ( 10 min. )
(7) 15:20-17:00 [Panel Discussion]
Probing into the Potential of the Future Flash
-- An Impact of Flash Revolution --
Kazuhiko Kajigaya (Elpida), Naoharu Shinozaki (Spansion), Toshio Kakihara (HGST), Kazushige Kanda (Toshiba), Michio Kobayashi (Spansion), Makoto Saen (Hitachi), Tadahiko Sugibayashi (NEC), Ken Takeuchi (Tokyo Univ.), Hisao Tsukazawa (Toshiba)
Fri, Apr 18 AM 
10:00 - 16:35
(8) 10:00-10:25 A 65nm Pure CMOS One-time Programmable Memory Using a Two-Port Antifuse Cell Implemented in a Matrix Structure Kensuke Matsufuji, Toshimasa Namekawa, Hiroaki Nakano, Hiroshi Ito, Osamu Wada, Nobuaki Otsuka (Toshiba)
(9) 10:25-11:15 [Invited Talk]
*
Shinji Kawai, Akira Hosogane, Shigehiro Kuge, Toshihiro Abe, Kohei Hashimoto, Tsukasa Oishi, Naoki Tsuji, Kiyohiko Sakakibara, Kenji Noguchi (Renesas)
(10) 11:15-12:05 [Invited Talk]
Current Status of Impact and Countermeasures in Environmental Neutron Induced Failures in Electric Systems
-- Evolution of Multi-Node Upset Issues --
Eishi Ibe (PERL)
  12:05-13:05 Lunch ( 60 min. )
(11) 13:05-13:55 [Invited Talk]
15nm Planar Bulk SONOS-type Memory with Double Junstion Tunnel Layers
Ryuji Ohba, Yuichiro Mitani, Naoharu Sugiyama, Shinobu Fujita (Toshiba)
(12) 13:55-14:20 A 4-Mb MRAM macro comprising shared write-selection transistor cells and using a leakage-replication read scheme Ryusuke Nebashi, Noboru Sakimura, Tadahiko Sugibayashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato, Naoki Kasai (NEC)
(13) 14:20-14:45 A 250-MHz 1-Mbit Embedded MRAM Macro Using 2T1MTJ Cell with Bitline Separation and Half-pitch Shift Architecture Noboru Sakimura, Tadahiko Sugibayashi, Ryusuke Nebashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato, Naoki Kasai (NEC)
(14) 14:45-15:10 Experimental proof of spin transfer switching in MRAM cell using TbCoFe/CoFeB layers with perpendicular magnetic anisotropy Masahiko Nakayama, Tadashi Kai, Naoharu Shimomura, Minoru Amano, Eiji Kitagawa, Toshihiko Nagase, Masatoshi Yoshikawa, Tatsuya Kishi, Sumio Ikegawa, Hiroaki Yoda (R&D Center, Toshiba Corp.)
  15:10-15:20 Break ( 10 min. )
(15) 15:20-16:10 [Invited Talk]
Electrode Material Dependence on Binary Oxide RRAM Characteristics
Yukio Tamai (Sharp), Hisashi Shima, Hiroyuki Akinaga (AIST), Yasunari Hosoi, Shigeo Ohnishi, Nobuyoshi Awaya (Sharp)
(16) 16:10-16:35 Realistic future trend of non-volatile semiconductor memory and feasibility study of ultra-low-cost high-speed universal non-volatile memory
-- feasibility study of BiCS type FeRAM --
Shigeyoshi Watanabe (Shonan Institute of Tech.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.
Invited TalkEach speech will have 40 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address Yoshiharu Aimoto (NEC Electronics Corporation)
TEL +81-44-435-1258, +81-44-435-1878
E--mail:aicel 


Last modified: 2008-03-07 15:32:20


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to ICD Schedule Page]   /  
 
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan