IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Tomohiro Yoneda (NII)
Vice Chair Seiji Kajihara (Kyushu Inst. of Tech.)
Secretary Masato Kitagami (Chiba Univ.), Tomohiro Nakamura (Hitachi)

Conference Date Thu, Oct 20, 2011 11:00 - 16:50
Topics  
Conference Place  
Transportation Guide http://www.jspmi.or.jp/mapright.htm

Thu, Oct 20 AM 
11:00 - 12:00
(1) 11:00-11:30 K-induction-based model checking of concurrent systems with unbounded integer variables Hiroyuki Inoue, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)
(2) 11:30-12:00 A Study on Sequential Circuits Tolerating for Transient Faults in a Highly Electromagnetic Environment Aromhack Saysanasongkham, Kenta Imai, Yoshifumi Koyama, Masayuki Arai, Satoshi Fukumoto (Tokyo Metropolitan Univ.)
  12:00-13:00 Lunch Break ( 60 min. )
Thu, Oct 20 PM 
13:00 - 14:30
(3) 13:00-13:30 Data Movement Algorithm for Flash SSD with Long Life-time Daiki Mamada, Masato Kitakami (Chiba Univ.)
(4) 13:30-14:00 Neighborhood Level Error Control Codes for Multiple-level Systems Shohei Kotaki, Masato Kitakami (Chiba Univ.)
(5) 14:00-14:30 Modeling and Performance Evaluation of Colluding Attack in Volunteer Computing Kan Watanabe, Nobuo Funabiki, Toru Nakanishi (Okayama Univ.), Masaru Fukushi (Tohoku Univ.)
  14:30-14:40 Break ( 10 min. )
Thu, Oct 20 PM 
14:40 - 15:40
(6) 14:40-15:10 Network Coding-Based Gossip Shun Tokuyama, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)
(7) 15:10-15:40 An Online Routing Mechanism with Higher Fault-Tolerance for Network-on-Chip Daihan Wang, Chammika Mannakkara, Vijay Holimath, Tomohiro Yoneda (NII)
  15:40-15:50 Break ( 10 min. )
Thu, Oct 20 PM 
15:50 - 16:50
(8) 15:50-16:50 [Invited Talk]
*
Yuichiro Ajima (Fujistu)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Masato Kitakami
Graduate School of Advanced Integration Science,
Chiba University
1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN
TEL/FAX +43.290.3039
E--mail:fultyba-u 


Last modified: 2011-08-18 18:01:07


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to DC Schedule Page]   /  
 
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan