IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev CPSY Conf / Next CPSY Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

===============================================
Technical Committee on Computer Systems (CPSY)
Chair: Hidetsugu Irie (Univ. of Tokyo) Vice Chair: Michihiro Koibuchi (NII), Kota Nakajima (Fujitsu Lab.)
Secretary: Tomoaki Tsumura (Nagoya Inst. of Tech.), Shinya Takameda (Hokkaido Univ.)
Assistant: Eiji Arima (Univ. of Tokyo), Shugo Ogawa (Hitachi)

===============================================
Technical Committee on Dependable Computing (DC)
Chair: Satoshi Fukumoto (Tokyo Metropolitan Univ.) Vice Chair: Hiroshi Takahashi (Ehime Univ.)
Secretary: Masayuki Arai (Nihon Univ.), Kazuteru Namba (Chiba Univ.)

===============================================
Special Interest Group on System Architecture (IPSJ-ARC)
Chair: Hiroshi Inoue (Kyushu Univ.)
Secretary: Masaaki Kondo (Univ. of Tokyo), Ryota Shioya (Nagoya Univ.), Miho Tanaka (Fujitsu Labs.), Yohei Hasegawa (Toshiba Memory)

DATE:
Tue, Jun 11, 2019 13:00 - 18:20
Wed, Jun 12, 2019 09:00 - 15:30

PLACE:


TOPICS:
Architecture, Computer Systems, Dependable Computing, etc. (HotSPA2019)

----------------------------------------
Tue, Jun 11 PM (13:00 - 14:00)
----------------------------------------

(1)/CPSY 13:00 - 13:20
(See Japanese page.)

(2) 13:20 - 13:40


(3) 13:40 - 14:00


----------------------------------------
Tue, Jun 11 PM (14:10 - 15:10)
----------------------------------------

(4)/CPSY 14:10 - 14:30
Data Compression System of Storage Compatible with High Performance and High Compression Rate
Yusuke Yamaga, Takaki Matsushita, Kazuei Hironaka, Tomohiro Kawaguchi (Hitachi)

(5)/CPSY 14:30 - 14:50
Proposal and Development of Copy Speed Control Method for Non-disruptive Migration between Storage Systems
Akihiro Hara, Hiroaki Akutsu, Tomohiro Kawaguchi (Hitachi)

(6)/DC 14:50 - 15:10
Note on Fast SAT-Based SDN Rule Table Partitioning
Ryota Ogasawara, Masayuki Arai (Nihon Univ.)

----------------------------------------
Tue, Jun 11 PM (15:20 - 16:40)
----------------------------------------

(7)/CPSY 15:20 - 15:40
Accelerating Deep Learning for Multiple GPUs using FPGA Based Switch
Tomoya Itsubo, Kazuma Takemoto, Hiroki Matsutani (Keio Univ.)

(8)/CPSY 15:40 - 16:00
(See Japanese page.)

(9)/CPSY 16:00 - 16:20
(See Japanese page.)

(10)/CPSY 16:20 - 16:40
(See Japanese page.)

----------------------------------------
Tue, Jun 11 PM (16:50 - 18:20)
----------------------------------------

(11) 16:50 - 18:20


----- Day 2 -----

----------------------------------------
Wed, Jun 12 AM (09:00 - 10:00)
----------------------------------------

(12)/CPSY 09:00 - 09:20
(See Japanese page.)

(13) 09:20 - 09:40


(14) 09:40 - 10:00


----------------------------------------
Wed, Jun 12 AM (10:10 - 11:30)
----------------------------------------

(15)/CPSY 10:10 - 10:30
Detection of Reflected XSS by Using Dynamic Information Flow Tracking
Shunsuke Tsukamoto, Shuichi Sakai, Hidetsugu Irie (Tokyo Univ.)

(16)/CPSY 10:30 - 10:50
An Implementation of Secure Context Switch for OpenrRISC
Yuichiro Arima, Shuichi Sakai, Hidetsugu Irie (Tokyo Univ.)

(17)/DC 10:50 - 11:10
(See Japanese page.)

(18)/DC 11:10 - 11:30
NA
Ryota Ishikawa, Masashi Tawada, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.)

----- Break ( 70 min. ) -----

----------------------------------------
Wed, Jun 12 PM (12:40 - 13:10)
----------------------------------------

(19) 12:40 - 13:10


----------------------------------------
Wed, Jun 12 PM (13:20 - 14:00)
----------------------------------------

(20)/CPSY 13:20 - 13:40
Accelaration of ART algorithm using Xilinx SDAccel
Okamoto Yasuaki, Amano Hideharu (Keio Univ.)

(21)/CPSY 13:40 - 14:00
Implementation of Multi-agent SLAM
Ryosuke Kazami, Hideharu Amano (Keio Univ.)

----------------------------------------
Wed, Jun 12 PM (14:10 - 15:30)
----------------------------------------

(22)/CPSY 14:10 - 14:30
A Study of an Open-Source Memory Compiler for a Multi-Port Memory
Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo)

(23) 14:30 - 14:50


(24) 14:50 - 15:10


(25) 15:10 - 15:30


----- Closing -----

# Information for speakers
General Talk will have 15 minutes for presentation and 5 minutes for discussion.


=== Technical Committee on Computer Systems (CPSY) ===
# FUTURE SCHEDULE:

Wed, Jul 24, 2019 - Fri, Jul 26, 2019: Kitami Civic Hall [Tue, May 21], Topics: Parallel, Distributed and Cooperative Processing Systems and Dependable Computing

# SECRETARY:
Takashi Miyoshi (FUJITSU)
TEL +81-44-754-2931, FAX +81-44-754-2672
E-mail:

CPSY WEB
http://www.ieice.or.jp/iss/cpsy/jpn/

=== Technical Committee on Dependable Computing (DC) ===
# FUTURE SCHEDULE:

Wed, Jul 24, 2019 - Fri, Jul 26, 2019: Kitami Civic Hall [Tue, May 21], Topics: Parallel, Distributed and Cooperative Processing Systems and Dependable Computing

# SECRETARY:
Masayuki Arai (College of Industrial Technology, Nihon Univ.)
E-mail: ain-u

=== Special Interest Group on System Architecture (IPSJ-ARC) ===
# FUTURE SCHEDULE:

Wed, Jul 24, 2019 - Fri, Jul 26, 2019: Kitami Civic Hall [Tue, May 21], Topics: Parallel, Distributed and Cooperative Processing Systems and Dependable Computing


Last modified: 2019-05-29 17:29:12


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /   [Return to IPSJ-ARC Schedule Page]   /  
 
 Go Top  Go Back   Prev CPSY Conf / Next CPSY Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan