IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev SCE Conf / Next SCE Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

===============================================
Technical Committee on Superconductive Electronics (SCE)
Chair: Keiji Unpuku (Kyushu Univ.)
Secretary: Michitaka Maruyama (AIST), Yoshimi Hatsukade (Toyohashi Univ. of Tech.)
Assistant: Hiroyuki Akaike (Nagoya Univ.)

DATE:
Mon, Jul 22, 2013 09:50 - 15:10

PLACE:
Kikaishinkou-kaikan(3-5-8, Shiba-koen, Minato-ku, Tokyo 105-0011, Japan. 10 minutes walk from Kamiya-cho station of Metro Hibiya-line. https://www.ieice.org/eng/about/location.html)

TOPICS:
Signal processing technologies and their applications, etc.

----------------------------------------
Mon, Jul 22 AM (09:50 - 11:05)
Chair: Yuki Yamanashi (Yokohama National Univ.)
----------------------------------------

(1) 09:50 - 10:15
Optimization Considering Dependence of Signal Propagation Time of SFQ Logic Gates on Bias Voltage
Mikio Otsubo, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.)

(2) 10:15 - 10:40
Design and evaluation of data-path for low-power single-flux-quantum microprocessors
Yuhi Hayakawa, Kensuke Takata, Masamitsu Tanaka, Akira Fujimaki (Nagoya Univ.)

(3) 10:40 - 11:05
Design and evaluation of the 2-bit Bit-Slice Adder based on 10kA/cm^2 process
Kensuke Takata, Yuhi Hayakawa, Masamitsu Tanaka, Akira Fujimaki (Nagoya Univ.)

----- Break ( 10 min. ) -----

----------------------------------------
Mon, Jul 22 AM (11:15 - 12:30)
Chair: Masaaki Maezawa (AIST)
----------------------------------------

(4) 11:15 - 11:40
Evaluation of Energy Dissipation and Bit-Error-Rate of Adiabatic Quantum-Flux-Parametron Logic with Under-Damped Junctions
Naoki Takeuchi, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.)

(5) 11:40 - 12:05
Proposal and demonstration of noise reduction method by modifying shunt resistors in RSFQ circuits.
Yuma Kita, Hiromi Matsuoka (Nagoya Univ.), Shigeyuki Miyajima (Osaka Prefecture Univ.), Masamitsu Tanaka, Akira Fujimaki (Nagoya Univ.)

(6) 12:05 - 12:30
The optimaization of comparator for performance improvement of superconductive random nmber generator
Shunsuke Hachiya, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.)

----- Break ( 60 min. ) -----

----------------------------------------
Mon, Jul 22 PM (13:30 - 15:10)
Chair: Keiichi Tanabe (ISTEC)
----------------------------------------

(7) 13:30 - 13:55
Power Spectrum Density Calculation for Integrated Quantum Voltage Noise Source
Masaaki Maezawa, Takahiro Yamada, Chiharu Urano (AIST)

(8) 13:55 - 14:20
Design and Evaluation of Magnetic Field Tolerant Single Flux Quantum Circuit
Yuki Yamanashi, Yuto Tsuga, Nobuyuki Yoshikawa (Yokohama National Univ.)

(9) 14:20 - 14:45
Development of bi-layer MKID camera
Masakazu Sekine (The Univ. of Tokyo), Yutaro Sekimoto, Takashi Noguchi, Akihira Miyachi, Kenichi Karatsu (NAOJ), Tom Nitta (Univ. of Tsukuba), Shigeyuki Sekiguchi (The Univ. of Tokyo), Masato Naruse (Univ. Saitama)

(10) 14:45 - 15:10
Development of AC-magnetometer using HTS-SQUID and Optimization of Measurement System
Kenji Sakai, Daichi Hamasaki, Mohd Mawardi Saari, Toshihiko Kiwa, Keiji Tsukada (Okayama Univ.)

# Information for speakers
General Talk will have 20 minutes for presentation and 5 minutes for discussion.


=== Technical Committee on Superconductive Electronics (SCE) ===
# FUTURE SCHEDULE:

Wed, Oct 2, 2013 - Thu, Oct 3, 2013 (tentative): Tohoku University, RIEC [Mon, Aug 12], Topics: Superconducting sensing technologies and their applications, etc.

# SECRETARY:
Michitaka Maruyama (AIST)
TEL: +81-29-861-4255, FAX: +81-29-861-3469
email: m-aist


Last modified: 2013-06-25 13:02:22


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to SCE Schedule Page]   /  
 
 Go Top  Go Back   Prev SCE Conf / Next SCE Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan