IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Nonlinear Problems (NLP) [schedule] [select]
Chair Toru Ikeguchi (Saitama Univ.)
Vice Chair Keiji Konishi (Osaka Pref. Univ.)
Secretary Kenya Jinno (Nippon Inst. of Tech.), Yoshihiko Susuki (Kyoto Univ.)
Assistant Takayuki Kimura (Nippon Inst. of Tech.), Naoyuki Hara (Osaka Pref. Univ.)

Technical Committee on Circuits and Systems (CAS) [schedule] [select]
Chair Takafumi Yamaji (Toshiba)
Vice Chair Yoshihiro Kaneko (Gifu Univ.)
Secretary Toshiya Mitomo (Toshiba), Norihiko Shinomiya (Soka Univ.)
Assistant Shunsuke Koshita (Tohoku Univ.)

Conference Date Thu, Sep 26, 2013 12:40 - 16:45
Fri, Sep 27, 2013 09:00 - 16:40
Topics General 
Conference Place Satellite Campus, Gifu University 
Address Higashi-tou 4F, Gifu Skywing37, 6-31, Yoshino-chou, Gifu-shi, 500-8444 Japan
Transportation Guide http://www1.gifu-u.ac.jp/~gifu_sc/src/access.html
Sponsors This conference is co-sponsored by IEEE Circuit and System Society Japan Chapter

Thu, Sep 26 PM 
Chair: Toshiya Mitomo (Toshiba)
12:40 - 14:20
(1) 12:40-13:05 Efficient Transient Analysis of 3-D Stacked On-Chip Power Distribution Network with Power/Ground Through Silicon Vias by Using Block Latency Insertion Method Daisei Nagata, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.)
(2) 13:05-13:30 Multi-Rate Locally Implicit Latency Insertion Method for Fast Transient Analysis of Power Distribution Network Takaaki Hojo, Shingo Okada, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.)
(3) 13:30-13:55 A Study on Output Smoothing in Electric Power System with Multiple Homes using Battery Yoshihiko Yamaguchi, Yoshihiko Susuki, Takashi Hikihara (Kyoto Univ.)
(4) 13:55-14:20 Comparison of allocation methods of chargers for electric vehicles Shun Sato, Keisuke Nakano, Kazuyuki Miyakita (Niigata Univ.)
  14:20-14:30 Break ( 10 min. )
Thu, Sep 26 PM 
14:30 - 15:45
(5) 14:30-14:55 Optimization of Switching Phase of a Single Phase PWM DC-AC Inverter Kazuya Morita, Kenya Jin'no (Nippon Inst. of Tech.)
(6) 14:55-15:20 Analysis of a Manifold Piecewise Linear System with Switching Delay Asuka Nishimura, Tadashi Tsubone (Nagaoka Univ. of Tech.)
(7) 15:20-15:45 A Study of Phase Dominating Energy-Absorption Rate in a Coupled Oscillator Madoka Kubota, Takashi Hikihara (Kyoto Univ.)
  15:45-15:55 Break ( 10 min. )
Thu, Sep 26 PM 
Chair: Takafumi Yamaji (Toshiba)
15:55 - 16:45
(8) 15:55-16:45 [Invited Talk]
Theoretical Analysis on Quantization Error of β-Encoder
Takaki Makino (Univ. of Tokyo), Yukiko Iwata (Meteorol. College), Yutaka Jitsumatsu (Kyushu Univ.), Masao Hotta, Hao San (Tokyo City Univ.), Kazuyuki Aihara (Univ. of Tokyo)
Fri, Sep 27 AM 
09:00 - 11:05
(9) 09:00-09:25 Dynamic Binary Neural Networks: Storing a Periodic Orbit and its Stabilization Ryota Kouzuki, Toshimichi Saito (Hosei Univ.)
(10) 09:25-09:50 A study of the packet routing method using mutually connected neural networks Tohru Takamizawa, Keisuke Kimura, Takayuki Kimura, Kenya Jin'no (Nippon Inst. of Tech.)
(11) 09:50-10:15 A Method of Clock Synchronization for Power Packet Dispatching
-- Parameters Optimization in Clock Synchronization --
Yanzi Zhou, Ryo Takahashi, Takashi Hikihara (Kyoto Univ.)
(12) 10:15-10:40 A parameter learning method for Piecewise-Constant Chaos Oscillator with spike trains of desired ISI Tatsuro Furusawa, Tadashi Tsubone (Nagaoka Univ. of Tech.)
(13) 10:40-11:05 Basic Dynamics of Manifold Piece-wise Linear Systems on Torus Kazuyuki Kimura, Toshimichi Saito (Hosei Univ.)
  11:05-11:15 Break ( 10 min. )
Fri, Sep 27 AM 
Chair: Norihiko Shinomiya (Soka Univ.)
11:15 - 12:05
(14) 11:15-12:05 [Invited Talk]
CSSAL: Charge Sharing Symmetric Adiabatic Logic
-- Case Study of Logic Circuit Design and Cryptographic Circuit Design --
Yasuhiro Takahashi, Cancio Monteiro, Toshikazu Sekine (Gifu Univ.)
  12:05-13:10 Break ( 65 min. )
Fri, Sep 27 PM 
Chair: Shunsuke Koshita (Tohoku Univ.)
13:10 - 14:50
(15) 13:10-13:35 Operation Verification of Adiabatic Logic in Subthreshold Region Kazunari Kato, Yasuhiro Takahashi, Toshikazu Sekine (Gifu Univ)
(16) 13:35-14:00 Evaluation of Synaptic Weighting Circuit with Pulse-Based Memristor using Adibatic Driving Haruki Ogata, Yasuhiro Takahashi, Toshikazu Sekine (Gifu Univ)
(17) 14:00-14:25 LSI Implementation of a Secure Low-Power CSSAL Cellular Multiplier Cancio Monteiro, Yasuhiro Takahashi, Toshikazu Sekine (Gifu Univ.)
(18) 14:25-14:50 Properties of an adaptive IIR notch filter using variable step size Kazunari Doi, Yegui Xiao (Prefectural Univ. Hiroshima), Koji Hasegawa (Hiroshima Tech Institute)
  14:50-15:00 Break ( 10 min. )
Fri, Sep 27 PM 
15:00 - 16:40
(19) 15:00-15:25 Analysis of hyperchaos bifurcation of four-dimensional manifold piecewise linear systems Kentaro Yanagisawa, Tadashi Tsubone (Nagaoka Univ. of Tech.)
(20) 15:25-15:50 Collective Phenomena of Nonlinear Charged Oscillators Rei Matsuoka, Tatsuo Shoji (Nagoya Univ.), Hiroki Hata (Kagoshima Univ.)
(21) 15:50-16:15 Nonlinear analysis of DC microgrids with constant-power loads Keiji Konishi, Yoshiki Sugitani, Naoyuki Hara (Osaka Prefecture Univ.)
(22) 16:15-16:40 State Estimation for Large Scale Nonlinear Systems by using the Covariance Structure Analysis for Multivariate Time Series and Particle Filters Shozo Tokinaga (Kyushu Univ.), Yoshikazu Ikeda (Univ. of Kitakyushu)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
NLP Technical Committee on Nonlinear Problems (NLP)   [Latest Schedule]
Contact Address Kenya Jinno (Nihon Inst. of Tech)
E--mail: nt
Phone: 0480-33-7659, FAX: 0480-33-76800 
CAS Technical Committee on Circuits and Systems (CAS)   [Latest Schedule]
Contact Address Toshiya Mitomo(Toshiba Corp.)
TEL:044-549-2280, FAX:044-520-1806
E--mail:ba 


Last modified: 2013-12-03 10:28:24


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CAS Schedule Page]   /   [Return to NLP Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan