| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Computer Systems (CPSY) Chair: Hideharu Amano (Keio Univ.) Vice Chair: Akira Asato (Fujitsu), Tsutomu Yoshinaga (Univ. of Electro-Comm.) Secretary: Hidetsugu Irie (Univ. of Electro-Comm.), Koji Nakano (Hiroshima Univ.) Assistant: Hiroaki Inoue (NEC) =============================================== Technical Committee on Dependable Computing (DC) Chair: Tomohiro Yoneda (NII) Vice Chair: Seiji Kajihara (Kyushu Inst. of Tech.) Secretary: Masato Kitagami (Chiba Univ.), Tomohiro Nakamura (Hitachi) =============================================== Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) Chair: Kazutoshi Wakabayashi (NEC) Secretary: Naohito Kojima (Toshiba), Hiroaki Komatsu (Fujitsu), Nozomu Togawa (Waseda Univ.) =============================================== Special Interest Group on Embedded Systems (IPSJ-EMB) Chair: Yukikazu Nakamoto Secretary: Shin Kuboaki, Eiichi Hayakawa, Yoshinori Takeuchi DATE: Fri, Mar 2, 2012 13:00 - 18:00 Sat, Mar 3, 2012 09:00 - 16:15 PLACE: (産総研) TOPICS: ---------------------------------------- Fri, Mar 2 PM (13:00 - 14:00) ---------------------------------------- (1) 13:00 - 13:30 (2) 13:30 - 14:00 ----- Break ( 15 min. ) ----- ---------------------------------------- Fri, Mar 2 PM (14:15 - 16:15) ---------------------------------------- (3) 14:15 - 14:45 (4) 14:45 - 15:15 (5) 15:15 - 15:45 (6) 15:45 - 16:15 ----- Break ( 15 min. ) ----- ---------------------------------------- Fri, Mar 2 PM (16:30 - 18:00) ---------------------------------------- (7) 16:30 - 17:00 (8) 17:00 - 17:30 (9) 17:30 - 18:00 ---------------------------------------- Fri, Mar 2 PM (13:00 - 15:00) ---------------------------------------- (10) 13:00 - 13:30 (11) 13:30 - 14:00 (12) 14:00 - 14:30 (13) 14:30 - 15:00 ----- Break ( 15 min. ) ----- ---------------------------------------- Fri, Mar 2 PM (15:15 - 17:15) ---------------------------------------- (14)/CPSY 15:15 - 15:45 Profiling-based Source to Source Compiler for GPGPU Atsushi Yumoto, Nobuhiko Sugino (Titech) (15)/CPSY 15:45 - 16:15 Design and implementation of distributed TLB mechanism for heterogeneous multi-core processors Daiki Kawase, Kazutoshi Suito, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) (16)/CPSY 16:15 - 16:45 Design and implementation of I/O control mechanism for heterogeneous multi-core processors Yuki Kawaguchi, Kazutoshi Suito, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) (17)/CPSY 16:45 - 17:15 Multi Core Task Mapping Method by Weight Control for Dependencies between Descendent Tasks Noriaki Suzuki, Takahiro Kumura, Yuichi Nakamura (NEC) ----- Break ( 15 min. ) ----- ---------------------------------------- Sat, Mar 3 AM (09:00 - 10:00) ---------------------------------------- (18) 09:00 - 09:30 (19) 09:30 - 10:00 ----- Break ( 15 min. ) ----- ---------------------------------------- Sat, Mar 3 AM (10:15 - 11:45) ---------------------------------------- (20) 10:15 - 10:45 (21) 10:45 - 11:15 (22) 11:15 - 11:45 ----- Break ( 75 min. ) ----- ---------------------------------------- Sat, Mar 3 PM (13:00 - 14:30) ---------------------------------------- (23) 13:00 - 13:30 (24) 13:30 - 14:00 (25) 14:00 - 14:30 ----- Break ( 15 min. ) ----- ---------------------------------------- Sat, Mar 3 PM (14:45 - 16:15) ---------------------------------------- (26) 14:45 - 15:15 (27) 15:15 - 15:45 (28) 15:45 - 16:15 ---------------------------------------- Sat, Mar 3 AM (09:00 - 11:30) ---------------------------------------- (29)/CPSY 09:00 - 09:30 An Implementation and Evaluation of MapReduce Framework with Thread Virtualization Environment for Cell Broadband Engine Clusters Masahiro Yamada, Tetsuya Nakahama (Keio Univ.), Masato Yoshimi (Doshisha Univ.), Hideharu Amano (Keio Univ.) (30)/CPSY 09:30 - 10:00 An Implementation and Evaluation of Automatic MPI Expansion tool for Cell/B.E. cluster Tetsuya Nakahama, Masahiro Yamada (Keio Univ.), Masato Yoshimi (Doshisya Univ.), Hideharu Amano (Keio Univ.) (31) 10:00 - 10:30 (32)/CPSY 10:30 - 11:00 Implementation of Embedded Java VM for Multithreaded Processor Yasuhito Ito, Hiroyuki Chishiro, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) (33)/CPSY 11:00 - 11:30 An Automatic Parallelization Scheme Used in JIT Compilation for Dynamic Language Applications Ryotaro Ikeda, Nobuhiko Sugino (Tokyo Tech) ----- Break ( 90 min. ) ----- ---------------------------------------- Sat, Mar 3 PM (13:00 - 15:00) ---------------------------------------- (34)/CPSY 13:00 - 13:30 Development of a FPGA based performance evaluation system for a Ultra-Android prototype Kenji Toda, Osamu Morikawa (AIST), Tomoyuki Morimoto, Michiya Hagimoto, Hiroyuki Uchida, Nobuyuki Hikichi, Yasumori Hibi, Yukoh Matsumoto (Tops Systems) (35)/CPSY 13:30 - 14:00 A Case Study of Supervisor Processor for Dependable System Makoto Fujino, Yoshihiro Ichinomiya, Hiroki Tanaka, Sayaka Yoshiura, Morihiro Kuga, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) (36)/DC 14:00 - 14:30 Time Division Method of Detecting Fault of RAM by Software Ryoya Ichioka (Mitsubishi Electric) (37)/DC 14:30 - 15:00 Structure Search of Cascaded TMR for Pipelined Processors Based on Genetic Algorithm Masayuki Arai, Hajime Ide, Kazuhiko Iwasaki (Tokyo Metro. Univ.) # Information for speakers General Talk will have 25 minutes for presentation and 5 minutes for discussion. === Technical Committee on Computer Systems (CPSY) === # FUTURE SCHEDULE: Tue, Apr 10, 2012: [Wed, Feb 15] Mon, May 28, 2012 - Wed, May 30, 2012: Kitakyushu International Conference Center , Topics: LSI and System Workshop 2012 # SECRETARY: Akira ASATO (FUJITSU) TEL +81-44-754-3233, FAX +81-44-754-3214 E-mail: a          === Technical Committee on Dependable Computing (DC) === # FUTURE SCHEDULE: Tue, Apr 10, 2012: [Wed, Feb 15] Mon, May 28, 2012 - Wed, May 30, 2012: Kitakyushu International Conference Center , Topics: LSI and System Workshop 2012 Fri, Jun 22, 2012: Room B3-1 Kikai-Shinko-Kaikan Bldg [Fri, Apr 13], Topics: Design, Test, Verification # SECRETARY: Masato Kitakami Graduate School of Advanced Integration Science, Chiba University 1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN TEL/FAX +43.290.3039 E-mail:    f ulty ba-u=== Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) === # FUTURE SCHEDULE: Mon, May 28, 2012 - Wed, May 30, 2012: Kitakyushu International Conference Center , Topics: LSI and System Workshop 2012 Wed, May 30, 2012 - Thu, May 31, 2012: Kitakyushu International Conference Center [Thu, Mar 15], Topics: System Design, etc. # SECRETARY: Nozomu Togawa (Waseda University) E-mail: sldm2011 g     === Special Interest Group on Embedded Systems (IPSJ-EMB) === Last modified: 2012-02-28 12:33:34 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to CPSY Schedule Page] / [Return to DC Schedule Page] / [Return to IPSJ-SLDM Schedule Page] / [Return to IPSJ-EMB Schedule Page] /
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]