| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | Prev DC Conf / Next DC Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Dependable Computing (DC) Chair: Tomohiro Yoneda (NII) Vice Chair: Seiji Kajihara (Kyushu Inst. of Tech.) Secretary: Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas) DATE: Fri, Dec 10, 2010 13:30 - 17:40 PLACE: TOPICS: Safety, etc. ---------------------------------------- Fri, Dec 10 PM (13:30 - 15:00) ---------------------------------------- (1) 13:30 - 14:00 Magneticfield measurements in case of international standards for railway Toshihiro Takeuchi, Korefumi Tashiro, Jun Yoshinaga, Tomonori Hasegawa, Takeshi Mizuma (NTSEL) (2) 14:00 - 14:30 A Study on Dependable Data Logger for Inline Production Management Masaya Ohta (Nihon Univ.), Kazumi Sakamaki, Yasuaki Kaneda, Yasuharu Irizuki (TIRI), Masanobu Yamazaki, Kazuhiko Horigome (K.T. Mfg. Co., Ltd), Hiroshi Mochizuki, Hideo Nakamura (Nihon Univ.) (3) 14:30 - 15:00 A class of 1 level error correcting code for multilevel cell flash memories Kazuya Sato, Masato Kitakami (Chiba Univ.) ----- Break ( 10 min. ) ----- ---------------------------------------- Fri, Dec 10 PM (15:10 - 17:40) ---------------------------------------- (4) 15:10 - 15:40 A Study on Fault Tolerance of Structured P2P Network Satoshi Fukumoto, Yumeto Terada, Masayuki Arai (Tokyo Metropolitan Univ.) (5) 15:40 - 16:10 Design and Implementation of a Distributed Control System for Flexible System Reconfiguration Yuta Takeda, Hiroshi Mochizuki, Hideo Nakamura (Nihon Univ.) (6) 16:10 - 16:40 Research of Highly Reliable Fail-safe CPU Yasuo Ogawa, Akihisa Asami (Nippon Signal), Hideo Nakamura (Nihon Univ.) (7) 16:40 - 17:10 Verification of Automatic Block System for Single Line by Model Checking Natsuki Terada (RTRI) (8) 17:10 - 17:40 A Study to reduce Software Requirements Specification Errors with Checklists for the Railway Signalling Systems Koji Iwata, Ikuo Watanabe (RTRI) # Information for speakers General Talk will have 20 minutes for presentation and 10 minutes for discussion. === Technical Committee on Dependable Computing (DC) === # FUTURE SCHEDULE: Mon, Feb 14, 2011: Kikai-Shinko-Kaikan Bldg. [Fri, Dec 10] Fri, Mar 18, 2011 - Sat, Mar 19, 2011: [Thu, Jan 20] # SECRETARY: Masato Kitakami Graduate School of Advanced Integration Science, Chiba University 1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN TEL/FAX +43.290.3039 E-mail:     f ulty  ba-u Last modified: 2010-10-22 08:44:54 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to DC Schedule Page] /
| Go Top | Go Back | Prev DC Conf / Next DC Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]