IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Yasuhiko Nakashima (NAIST)
Vice Chair Koji Nakano (Hiroshima Univ.), Hidetsugu Irie (Univ. of Tokyo)
Secretary Takashi Miyoshi (Fujitsu Labs.), Michihiro Koibuchi (NII)
Assistant Takeshi Ohkawa (Utsunomiya Univ.), Shinya Takameda (NAIST)

Special Interest Group on System Architecture (IPSJ-ARC) [schedule] [select]

Conference Date Thu, Oct 6, 2016 10:00 - 17:00
Topics Emerging Computer Systems Exhibition 
Conference Place Meeting Room 104, International Conference Hall 
Address 2-1, Nakase, Mihama-ku, Chiba-city, 261-0023 Japan
Transportation Guide 5 minutes walk from JR Kaihin Makuhari station
http://www.m-messe.co.jp/en/access/index.html
Contact
Person
Hidetsugu Irie, Graduate School of Information Science and Technology, the University of Tokyo
+81-3-5841-6752

Thu, Oct 6 AM  Poster and Demonstration Session
10:00 - 16:00
(1)
CPSY
10:00-16:00
(2)
CPSY
10:00-16:00 [Poster Presentation]
Proposal on intuitive text interface using depth camera
Hidenobu Doi, Hidetsugu Irie, Shuichi Sakai (UTokyo)
(3)
CPSY
10:00-16:00 [Poster Presentation]
Multi-Processor System Design with Secure Processors
Takuya Kajiwara, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo)
(4)
CPSY
10:00-16:00 [Poster Presentation]
Keigo Teramoto, Yoshiki Ebisuhama, Atsushi Kubota, Kazuya Tanigawa, Tetsuo Hironaka (Hiroshima City Univ.)
(5)
CPSY
10:00-16:00 [Poster Presentation]
A GPU Implementation of Eigenvalue Computation for a Large Number of Matrices
Hiroki Tokura, Takumi Honda, Yasuaki Ito, Koji Nakano, Mitsuya Nishino, Yushiro Hirota, Masami Saeki (Hiroshima Univ.)
(6)
CPSY
10:00-16:00 [Poster Presentation]
A Loss-Less Data Compression Algorithm for GPUs
Shunji Funasaka, Koji Nakano, Yasuaki Ito (Hiroshima Univ.)
(7)
CPSY
10:00-16:00
(8)
CPSY
10:00-16:00
(9)
CPSY
10:00-16:00 [Poster Presentation]
Processing Aggregation Queries using Interconnected Multiple FPGA Boards
Kawahara Naoto, Masato Yoshimi, Chelimuge WU, Tsutomu Yoshinaga (UEC)
(10)
CPSY
10:00-16:00 [Poster Presentation]
Yuki Sawada, Kouta Shigenobu, Hiroki Sugiyama, Kanemitsu Ootsu, Takashi Yokota, Takeshi Ohkawa (Utsunomiya Univ.)
(11)
CPSY
10:00-16:00 [Technology Exhibit]
Security technologies for non-volatile memory in IoT devices
-- Mechanisms for on-chip MCU and off-chip memory system --
Mikio Hashimoto, Yoshiyuki Amanuma, Kentaro Umesawa, Ryuichi Koike, Jun Kanai, Naoko Yamada (Toshiba)
(12) 10:00-16:00  
(13) 10:00-16:00  
(14) 10:00-16:00  
Thu, Oct 6 PM  Awarding ceremony
16:30 - 17:00
(15) 16:30-17:00  

Contact Address and Latest Schedule Information
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Hidetsugu Irie (the University of Tokyo)
TEL +81-3-5841-6788
E--mail: iemtltu-

CPSY WEB
http://www.ieice.or.jp/iss/cpsy/jpn/ 
IPSJ-ARC Special Interest Group on System Architecture (IPSJ-ARC)   [Latest Schedule]
Contact Address  


Last modified: 2016-09-06 14:52:13


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /   [Return to IPSJ-ARC Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan