IEICE Technical Committee Submission System
Advance Program		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev IPSJ-SLDM Conf / Next IPSJ-SLDM Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) [schedule] [select]
Chair Yuichi Nakamura (NEC)
Secretary Kenshu Seto (Tokyo City Univ.), Kazushi Kawamura (Tokyo Inst. of Tech.), Masayuki Hiromoto (Fujitsu), Hiroki Hosoda (Sony LSI Design)

Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Michihiro Koibuchi (NII)
Vice Chair Kota Nakajima (Fujitsu Lab.), Tomoaki Tsumura (Nagoya Inst. of Tech.)
Secretary Yasushi Inoguchi (JAIST), Shugo Ogawa (Hitachi)
Assistant Ryohei Kobayashi (Tsukuba Univ.), Takaaki Miyajima (Meiji Univ.)

Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Hiroshi Takahashi (Ehime Univ.)
Vice Chair Tatsuhiro Tsuchiya (Osaka Univ.)
Secretary Masayuki Arai (Nihon Univ.), Kazuteru Namba (Chiba Univ.)

Special Interest Group on System Architecture (IPSJ-ARC) [schedule] [select]
Chair Hiroshi Inoue (Kyushu Univ.)
Secretary Masaaki Kondo (Univ. of Tokyo), Ryota Shioya (Nagoya Univ.), Miho Tanaka (Fujitsu Labs.), Yohei Hasegawa (Toshiba Memory)

Special Interest Group on Embedded Systems (IPSJ-EMB) [schedule] [select]

Conference Date Thu, Mar 10, 2022 09:30 - 18:20
Fri, Mar 11, 2022 09:10 - 15:10
Topics ETNET2021 
Conference Place  
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on CPSY, DC.

Thu, Mar 10 AM 
09:30 - 11:10
(1) 09:30-09:50  
(2) 09:50-10:10  
(3) 10:10-10:30  
(4) 10:30-10:50  
(5) 10:50-11:10  
  11:10-11:25 Break ( 15 min. )
Thu, Mar 10 AM 
11:25 - 12:25
(6)
CPSY		 11:25-11:45
(7)
CPSY		 11:45-12:05 Study for how to operate cloud storage with high cost performance Kazuichi Oe, Kento Aida (NII)
(8)
CPSY		 12:05-12:25 Implementation and evaluation of decentralized information flow control system using container-based virtualization Ayato Tachibana, Hidetsugu Irie, Shuichi Sakai (UTokyo)
  12:25-13:30 Break ( 65 min. )
Thu, Mar 10 PM 
13:30 - 14:50
(9) 13:30-13:50  
(10)
CPSY		 13:50-14:10 Implementation of an Application Mapping Tool for a Circuit-Switched Multi-FPGA System Kohei Ito (Keio Univ.), Ryota Yasudo (Kyoto Univ.), Hideharu Amano (Keio Univ.)
(11) 14:10-14:30  
(12)
CPSY		 14:30-14:50 Compression of configuration data in Scalable Logic Module Souhei Takagi, Naoya Niwa, Yoshiya Shikama, Yosuke Yanai, Hideharu Amano (Keio Univ), Yuya Nakasato, Daiki Amagasaki, Masahiro Iida (Kumamoto Univ)
  14:50-15:05 Break ( 15 min. )
Thu, Mar 10 PM 
15:05 - 16:45
(13) 15:05-15:25  
(14) 15:25-15:45  
(15)
CPSY		 15:45-16:05
(16)
CPSY		 16:05-16:25
(17)
CPSY		 16:25-16:45
  16:45-17:00 Break ( 15 min. )
Thu, Mar 10 PM 
17:00 - 18:20
(18) 17:00-17:20  
(19) 17:20-17:40  
(20) 17:40-18:00  
(21) 18:00-18:20  
Thu, Mar 10 AM 
09:30 - 11:10
(22)
DC		 09:30-09:50 Evaluation of Cooperative System Architecture Using State Transition Probability Model for Resilient Satellite-based Service Infrastructure Yuki Tomita, Naohiko Kohtake (Keio Univ.)
(23)
DC		 09:50-10:10 Wataru Goto, Shingo Yokoyama, Mamoru Ohara, Satoshi Fukumoto (Tokyo Metropolitan Univ.)
(24)
DC		 10:10-10:30 * Hiroki Kawaguchi, Itsuki Fujita, Yoshikazu Nagamura (Tokyo Metropolitan Univ.), Masayuki Arai (Nihon Univ.), Satoshi Fukumoto (Tokyo Metropolitan Univ.)
(25)
DC		 10:30-10:50 A Don't Care Filling Method of Control Signals for Concurrent Logical Fault Testing Haofeng Xu, Toshinori Hosokawa, Hiroshi Yamazaki, Masayuki Arai (Nihon Univ), Masayoshi Yoshimura (KSU)
(26)
DC		 10:50-11:10 A Test Generatoin Method to Improve Diagonostic Resolution Based on Fault Sensitization Coverage Yuya Chida, Toshinori Hosokawa (Nihon Univ.), Koji Yamazaki (Meiji Univ.)
  11:10-11:25 Break ( 15 min. )
Thu, Mar 10 AM 
11:25 - 12:25
(27) 11:25-11:45  
(28) 11:45-12:05  
(29) 12:05-12:25  
  12:25-13:30 Break ( 65 min. )
Thu, Mar 10 PM 
13:30 - 14:30
(30) 13:30-13:50  
(31) 13:50-14:10  
(32) 14:10-14:30  
  14:30-15:05 Break ( 35 min. )
Thu, Mar 10 PM 
15:05 - 16:45
(33) 15:05-15:25  
(34) 15:25-15:45  
(35) 15:45-16:05  
(36) 16:05-16:25  
(37) 16:25-16:45  
  16:45-17:00 Break ( 15 min. )
Thu, Mar 10 PM 
17:00 - 18:20
(38) 17:00-17:20  
(39) 17:20-17:40  
(40) 17:40-18:00  
(41) 18:00-18:20  
Fri, Mar 11 AM 
09:10 - 10:50
(42) 09:10-09:30  
(43)
CPSY		 09:30-09:50 LocalMapping Parallelization and CPU Allocation Method on ORB-SLAM3 Kazuki Yamamoto, Takugo Osakabe, Honoka Koike, Tohma Kawasumi, Kazuki Fujita, Toshiaki Kitamura (Waseda Univ.), Akihiro Kawashima, Akira Nodomi (Oscar Tech.), Sadahiro Kimura (NSITEXE,Inc.), Keiji Kimura, Hironori Kasahara (Waseda Univ.)
(44)
CPSY		 09:50-10:10
(45) 10:10-10:30  
(46)
CPSY		 10:30-10:50 Acceleration of Homomorphic Encryption Library SEAL by Reducing the Number of Arithmetic Bits Teppei Shishido, Masaki Nishi, Xinyi LI, Keiji Kimura (Waseda Univ.)
  10:50-11:05 Break ( 15 min. )
Fri, Mar 11 AM 
11:05 - 12:25
(47) 11:05-11:25  
(48) 11:25-11:45  
(49) 11:45-12:05  
(50) 12:05-12:25  
  12:25-13:30 Break ( 65 min. )
Fri, Mar 11 PM 
13:30 - 15:10
(51) 13:30-13:50  
(52) 13:50-14:10  
(53) 14:10-14:30  
(54)
CPSY		 14:30-14:50 Performance Evaluation on Auto Tuned MPI Communication Yao Hu, Shoichi Hirasawa (NII), Takumi Honda, Yusuke Nagasaka, Naoto Fukumoto (FUJITSU), Michihiro Koibuchi (NII)
(55)
CPSY		 14:50-15:10 A Study on an Acceleration of Graph-Based SLAM with FPGA Hajime Takishita, Yuan He, Masaaki Kondo, Hideharu Amano (Keio Univ.n)
Fri, Mar 11 AM 
09:10 - 10:50
(56) 09:10-09:30  
(57) 09:30-09:50  
(58) 09:50-10:10  
(59) 10:10-10:30  
(60) 10:30-10:50  
  10:50-11:05 Break ( 15 min. )
Fri, Mar 11 AM 
11:05 - 12:25
(61) 11:05-11:25  
(62) 11:25-11:45  
(63) 11:45-12:05  
(64) 12:05-12:25  
  12:25-13:30 Break ( 65 min. )
Fri, Mar 11 PM 
13:30 - 15:10
(65) 13:30-13:50  
(66) 13:50-14:10  
(67)
CPSY		 14:10-14:30 Imprecise Mixed Criticality Scheduling for SMT Processor Reo Nagura, Nobuyuki Yamasaki (Keio Univ.)
(68)
CPSY		 14:30-14:50 Highly Efficient Mixed Criticality System Using Fluid Scheduling Kosuke Yashima, Nobuyuki Yamasaki (Keio Univ.)
(69)
CPSY		 14:50-15:10 GA-based Software Pipeline Scheduling for CGRAs Masato Nakagawa, Takuya Kojima, Hideki Takase, Hiroshi Nakamura (UTokyo)

Announcement for Speakers
General TalkEach speech will have 15 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
IPSJ-SLDM Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)   [Latest Schedule]
Contact Address Kenshu Seto (Tokyo City University)
E--mail: ktcu 
Announcement Please see the IPSJ-SLDM page below:
http://www.sig-sldm.org/
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address CPSY WEB
https://www.ieice.org/~cpsy/ 
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Masayuki Arai (College of Industrial Technology, Nihon Univ.)
E--mail: ain-u 
IPSJ-ARC Special Interest Group on System Architecture (IPSJ-ARC)   [Latest Schedule]
Contact Address  
IPSJ-EMB Special Interest Group on Embedded Systems (IPSJ-EMB)   [Latest Schedule]
Contact Address  


Last modified: 2022-01-24 15:58:57


Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 
[Presentation and Participation FAQ] (in Japanese)
 
[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /   [Return to IPSJ-ARC Schedule Page]   /   [Return to IPSJ-SLDM Schedule Page]   /   [Return to IPSJ-EMB Schedule Page]   /  
 
 Go Top  Go Back   Prev IPSJ-SLDM Conf / Next IPSJ-SLDM Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan