| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on VLSI Design Technologies (VLD) Chair: Takashi Takenana (NEC) Vice Chair: Hiroyuki Ochi (Ritsumeikan Univ.) Secretary: Daisuke Fukuda (Fujitsu Labs.), Shinobu Nagayama (Hiroshima City Univ.) Assistant: Parizy Matthieu (Fujitsu Labs.) =============================================== Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) Chair: Kiyoharu Hamaguchi (Shimane Univ.) Secretary: Takeo Nishide (Toshiba), Yasuhiro Takashima (Univ. of Kitakyushu), Ko Kyo (Panasonic) DATE: Wed, May 10, 2017 13:30 - 16:50 PLACE: (http://www.convention-a.jp/en/) TOPICS: System Design, etc. ---------------------------------------- Wed, May 10 PM (13:30 - 14:45) ---------------------------------------- (1)/VLD 13:30 - 13:55 (See Japanese page.) (2) 13:55 - 14:20 (3) 14:20 - 14:45 ----- Break ( 15 min. ) ----- ---------------------------------------- Wed, May 10 PM (15:00 - 15:50) ---------------------------------------- (4)/VLD 15:00 - 15:25 A Method of Layout Pattern Classification Using Clustering Shuhei Ishino, Mitsuru Hasegawa, Kunihiro Fujiyoshi (TUAT) (5) 15:25 - 15:50 ----- Break ( 15 min. ) ----- ---------------------------------------- Wed, May 10 PM (16:05 - 16:50) ---------------------------------------- (6)/VLD 16:05 - 16:50 [Invited Talk] Launch of IEEE CEDA All Japan Joint Chapter and Its Role Atsushi Takahashi (Tokyo Tech) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. === Technical Committee on VLSI Design Technologies (VLD) === # FUTURE SCHEDULE: Mon, May 15, 2017 - Tue, May 16, 2017: Institute of Industrial Science, University of Tokyo [unfixed], Topics: LSI and System Workshop 2017 Mon, Jun 19, 2017 - Tue, Jun 20, 2017: Niigata University, Ikarashi Campus [Thu, Apr 13] # SECRETARY: Daisuke Fukuda (Fujitsu Laboratories) E-mail: d-          # ANNOUNCEMENT: # See also VLD's homepage: http://www.ieice.org/~vld/ === Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) === # FUTURE SCHEDULE: Mon, May 15, 2017 - Tue, May 16, 2017: Institute of Industrial Science, University of Tokyo [unfixed], Topics: LSI and System Workshop 2017 # SECRETARY: Yasuhiro Takashima (University of Kitakyushu) Email sldm2015 isenv  k -u # ANNOUNCEMENT: # Please see the IPSJ-SLDM page below: http://www.sig-sldm.org/ Last modified: 2017-04-10 18:39:35 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to VLD Schedule Page] / [Return to IPSJ-SLDM Schedule Page] /
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]