| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | Prev IE Conf / Next IE Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Image Engineering (IE) Chair: Toshiaki Fujii (Nagoya Univ.) Vice Chair: Seishi Takamura (NTT), Takayuki Hamamoto (Tokyo Univ. of Science) Secretary: Atsuro Ichigaya (NHK), Hiroshi Sankoh (KDDI R&D Labs.) Assistant: Shohei Matsuo (NTT), Takamichi Miyata (Chiba Inst. of Tech.) =============================================== Technical Committee on VLSI Design Technologies (VLD) Chair: Toshiyuki Shibuya (Fujitsu Labs.) Vice Chair: Yusuke Matsunaga (Kyushu Univ.) Secretary: Noriyuki Minegishi (Mitsubishi Electric), Hiroyuki Tomiyama (Ritsumeikan Univ.) Assistant: Takehiro Miyazawa (MMS), Ryo Yamamoto (Mitsubishi Electric) =============================================== Technical Committee on Integrated Circuits and Devices (ICD) Chair: Takeshi Yamamura (Fujitsu Labs.) Vice Chair: Minoru Fujishima (Hiroshima Univ.) Secretary: Osamu Watanabe (Toshiba) Assistant: Takeshi Yoshida (Hiroshima Univ.), Makoto Takamiya (Univ. of Tokyo), Akira Tsuchiya (Kyoto Univ.), Pham Konkuha (Univ. of Electro-Comm.) =============================================== Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) Chair: Masahiro Fukui (Ritsumeikan University) Secretary: Kotaro Shimamura (Hitachi), Masao Yokoyama (Sharp), Makoto Sugihara (Kyushu University) DATE: Thu, Oct 2, 2014 13:00 - 17:05 Fri, Oct 3, 2014 09:30 - 11:10 PLACE: Katahira Sakura Hall, Katahira Campus, Tohoku University(2-1-1 Katahira, Aoba-ku, Sendai-shi, 980-8577 Japan.Ten minutes from JR Sendai Station by bus. http://www.tohoku.ac.jp/japanese/profile/campus/01/katahira/. Prof. Masanori Muroyama (Tohoku University)) TOPICS: ---------------------------------------- Thu, Oct 2 PM (13:00 - 14:40) Chair: Naofumi Homma (Tohoku University) ---------------------------------------- (1)/VLD 13:00 - 13:25 Logic Synthesis of Linear Transformation Circuit for Parallel Index Generator Yusuke Matsunaga (Kyushu Univ.) (2)/VLD 13:25 - 13:50 Local pulse generation in variable stages pipeline designs for low energy consumption Takayuki Nii, Youhua Shi, Nozomu Togawa (Waseda Univ.), Kimiyoshi Usami (Shibaura Inst. of Univ.), Masao Yanagisawa (Waseda Univ.) (3)/VLD 13:50 - 14:15 Low-power programmable delay element and clock skew tuning by delay locked loop Daijiro Murooka, Yu Zhang, Qing Dong, Shigetoshi Nakatake (Univ. of Kitakyushu) (4)/VLD 14:15 - 14:40 Hierarchical GALS system based on ring segmented bus architecture Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Tomoyuki Yokogawa, Yoichiro Sato, Kazutami Arimoto (Okayama Prefectural Univ.) ----- Break ( 10 min. ) ----- ---------------------------------------- Thu, Oct 2 PM (14:50 - 15:40) Chair: Toshiyuki Shibuya (Fujitsu Laboratories LTD) ---------------------------------------- (5)/VLD 14:50 - 15:40 [Invited Talk] Development of an Instruction Set Simulator and Application to a Satellite Simulator Katsumi Okuda, Masanori Kobayashi (MELCO) ----- Break ( 10 min. ) ----- ---------------------------------------- Thu, Oct 2 PM ICD (15:50 - 17:05) ---------------------------------------- (6)/ICD 15:50 - 16:15 Study on Target Impedance of Power Supply Network for Maintain Power and Signal Integrity Toma Yamaguchi, Toshio Sudo (Shibaura Inst. of Tech.) (7)/ICD 16:15 - 16:40 A Low Supply Voltage Six-Transistor CMOS SRAM Employing Adaptively Lowering Memory Cell Supply Voltage for "Write" Operation Nobuaki Kobayashi (Nagaoka Univ. of Tech.), Ryusuke Ito, Tadayoshi Enomoto (Chuo Univ.) (8)/ICD 16:40 - 17:05 A Cache Memory with Line and Tile Data Accessibility Baokang Wang, Yuki Fukazawa, Toshio Kondo, Takahiro Sasaki (Mie Univ.) ---------------------------------------- Fri, Oct 3 AM IE (09:30 - 11:10) ---------------------------------------- (9)/IE 09:30 - 09:55 Real-time reducing whiteout technology for surveillance cameras Shinichiro Hirooka, Daisuke Yoshida, Yuichi Nonaka (Hitachi) (10)/IE 09:55 - 10:20 Subjective assessment of super-resolution -- Paired comparison with 4K TV -- Masaki Sugie, Seiichi Gohshi, Hirohisa Takeshita, Chinatsu Mori (Kogakuin Univ.) (11)/IE 10:20 - 10:45 Adaptive Expanding Diamond Search using Sub-Sampled Image except in the Small Central Area Atsushi Tachino, Ryutaro Nishimura, Toshio Kondo, Takahiro Sasaki, Yuki Fukazawa (Mie Univ.) (12)/IE 10:45 - 11:10 Highly Efficient SIMD Data Path for Motion Estimation Keita Watanabe, Yuki Minoura, Yuki Fukazawa, Toshio Kondo, Takahiro Sasaki (Mie Univ.) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. === Technical Committee on Image Engineering (IE) === # FUTURE SCHEDULE: Thu, Nov 6, 2014 - Fri, Nov 7, 2014: [Fri, Sep 12] Thu, Dec 4, 2014 - Fri, Dec 5, 2014: Osaka University Nakanoshima Center [Fri, Oct 17], Topics: Image Coding, Streaming, etc. # SECRETARY: Atsuro Ichigaya (NHK) E-mail: ie-  n 2014   === Technical Committee on VLSI Design Technologies (VLD) === # FUTURE SCHEDULE: Wed, Nov 26, 2014 - Fri, Nov 28, 2014: B-ConPlaza [Sun, Sep 7], Topics: Design Gaia 2014 -New Field of VLSI Design- Thu, Jan 29, 2015 - Fri, Jan 30, 2015: Hiyoshi Campus, Keio University [Fri, Nov 14], Topics: FPGA Applications, etc # SECRETARY: Noriyuki Minegishi (Mitsubishi Electric Corporation) E-mail:   gi      aj bielectc Tel: 0467-41-2944 # ANNOUNCEMENT: # See also VLD's homepage: http://www.ieice.org/~vld/ === Technical Committee on Integrated Circuits and Devices (ICD) === # FUTURE SCHEDULE: Wed, Nov 26, 2014 - Fri, Nov 28, 2014: B-ConPlaza [Sun, Sep 7], Topics: Design Gaia 2014 -New Field of VLSI Design- Mon, Dec 1, 2014 - Tue, Dec 2, 2014: Kikai-Shinko-Kaikan Bldg. [Fri, Oct 10] Wed, Dec 3, 2014 - Thu, Dec 4, 2014: Campus Plaza Kyoto , Topics: Technical meeting on Analog RF Thu, Jan 29, 2015 - Fri, Jan 30, 2015: [Thu, Nov 13] # SECRETARY: Osamu WATANABE (Toshiba Corporation) TEL 044-549-228,FAX 044-520-1806 E-mail:o   7   be ba=== Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) === # FUTURE SCHEDULE: Wed, Nov 26, 2014 - Fri, Nov 28, 2014: B-ConPlaza [Sun, Sep 7], Topics: Design Gaia 2014 -New Field of VLSI Design- Thu, Jan 29, 2015 - Fri, Jan 30, 2015: Hiyoshi Campus, Keio University [Fri, Nov 14], Topics: FPGA Applications, etc # SECRETARY: Makoto Sugihara (Kyushu University) Email sldm2013  caitkshu-u # ANNOUNCEMENT: # Please see the IPSJ-SLDM page below: http://www.sig-sldm.org/ Last modified: 2014-09-24 17:38:48 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to VLD Schedule Page] / [Return to ICD Schedule Page] / [Return to IE Schedule Page] / [Return to IPSJ-SLDM Schedule Page] /
| Go Top | Go Back | Prev IE Conf / Next IE Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]