| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | Prev HWS Conf / Next HWS Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Hardware Security (HWS) Chair: Shinichi Kawamura (Toshiba) Vice Chair: Makoto Ikeda (Univ. of Tokyo), Yasuhisa Shimazaki (Renesas Electronics) Secretary: Hiroki Kunii (SECOM), Takatsugu Ono (Kyushu Univ.) DATE: Fri, Dec 6, 2019 10:00 - 17:00 PLACE: TOPICS: Hardware Security Forum 2019 (1) 10:00 - 10:05 (2) 10:05 - 10:10 ---------------------------------------- Fri, Dec 6 AM (10:10 - 13:00) ---------------------------------------- (3) 10:10 - 10:40 (4) 10:40 - 11:10 (5) 11:10 - 11:40 ----- Lunch Break ( 80 min. ) ----- ---------------------------------------- Fri, Dec 6 PM (13:00 - 13:15) ---------------------------------------- (6) 13:00 - 13:15 ---------------------------------------- Fri, Dec 6 PM (13:15 - 15:30) ---------------------------------------- (7) 13:15 - 13:45 (8) 13:45 - 14:15 ----- Break ( 15 min. ) ----- (9) 14:30 - 15:00 (10) 15:00 - 15:30 ---------------------------------------- Fri, Dec 6 PM (15:30 - 17:00) ---------------------------------------- (1) 15:30 - 15:45 ----- Break ( 15 min. ) ----- (2) 16:00 - 17:00 [Poster Presentation] Comparison of 3 TEEs (Intel SGX, ARM TrustZone, RISC-V Keystone) Kuniyasu Suzaki, Akira Tsukamoto (AIST), Kazumoto Kojima (TRASIO), Hoang Trong-Thuc, Akira Moroo (AIST) (3) 16:00 - 17:00 [Poster Presentation] Workshop Report: RISC-V Workshop Zurich -- The latest security trends in RISC-V -- Shinichi Miyazawa (SECOM) (4) 16:00 - 17:00 [Poster Presentation] Correlation power analysis and its countermeasure for lightweight ciphers LED and SKINNY implemented in SAKURA-X FPGA Hayato Tanaka, Keisuke Iwai, Takashi Matsubara, Takakazu Kurokawa (NDA) (5) 16:00 - 17:00 [Poster Presentation] Model Reverse-Engineering Attack using Correlation Power Analysis against Systolic Array Based Neural Network Accelerator Kota Yoshida, Shunsuke Okura, Mitsuru Shiozaki, Takaya Kubota, Takeshi Fujino (Ritsumeikan Univ.) (6) 16:00 - 17:00 [Poster Presentation] Fully Homomorphic Encrypted Inference Model of Binarized Neural Network Shotaro Sugiyama, Makoto Ikeda (UTokyo) (7) 16:00 - 17:00 [Poster Presentation] Evaluation of Information Leakage Induced by IEMI from ICs with Multiple Data Communication Lines Riho Kawakami, Shugo Kaji (NAIST), Masahiro Kinugawa (NIT, Sendai College), Daisuke Fujimoto, Yu-ichi Hayashi (NAIST) (8) 16:00 - 17:00 [Poster Presentation] Fundamental evaluation of output bits estimated by changes in internal state of TERO-based TRNG Saki Osuka, Daisuke Fujimoto, Yuichi Hayashi (NAIST) (9) 16:00 - 17:00 [Poster Presentation] Can Coding Prevent 1-bit Instruction Replacement Fault Attacks? Shungo Hayashi, Junichi Sakamoto, Tsutomu Matsumoto (YNU) (10) 16:00 - 17:00 [Poster Presentation] A System for USB Device Identification Based on Electrical Characteristics Taku Toyama, Junichi Sakamoto, Naoki Yoshida, Tsutomu Matsumoto (YNU) (11) 16:00 - 17:00 [Poster Presentation] YNU Double-Spot Laser Station -- Double-Spot Laser Station that can Set the Irradiation Positions Independently in the Same Field of View -- Junichi Sakamoto, Tomoro Suzuki, Tsutomu Matsumoto (YNU) (12) 16:00 - 17:00 [Poster Presentation] An Evaluation of Pairing Implementation on Virtex-6 with Pipelined Modular Multiplier Yota Okuaki, Junichi Sakamoto, Daisuke Fujimoto, Tsutomu Matsumoto (YNU) (13) 16:00 - 17:00 [Poster Presentation] Design of Pairing Processor for Functional Cryptography Ryohei Nakayama, Makoto Ikeda (Univ. of Tokyo) (14) 16:00 - 17:00 [Poster Presentation] A Study of Vulnerability Evaluation Method of Fault Attack on AES Circuit Using Clock Glitch Seiki Hara, Kengo Iokibe, Yoshitaka Toyota (Okayama Univ.) (15) 16:00 - 17:00 [Poster Presentation] Fundamental study of EM side-channel analysis using electric field distributed on backside of PCB Shinpei Wada, Daisuke Fujimoto (NAIST), Naofumi Homma (Tohoku Univ.), Yuichi Hayashi (NAIST) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. === Technical Committee on Hardware Security (HWS) === # FUTURE SCHEDULE: Wed, Mar 4, 2020 - Sat, Mar 7, 2020: Okinawa Ken Seinen Kaikan [Fri, Jan 17], Topics: Design Technology for System-on-Silicon, Hardware Security, etc. # SECRETARY: Hiroki Kunii(SECOM), Takatsugu Ono(Kyushu Univ) E-mail:hws-  c   Last modified: 2019-12-06 14:10:23 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to HWS Schedule Page] /
| Go Top | Go Back | Prev HWS Conf / Next HWS Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]