| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | Prev DC Conf / Next DC Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Dependable Computing (DC) Chair: Tomohiro Yoneda (NII) Vice Chair: Seiji Kajihara (Kyushu Inst. of Tech.) Secretary: Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas) =============================================== Technical Committee on Computer Systems (CPSY) Chair: Shuichi Sakai (Univ. of Tokyo) Vice Chair: Hideharu Amano (Keio Univ.), Yoshio Miki (Hitachi) Secretary: Morihiro Kuga (Kumamoto Univ.), Hiroshi Ueno (NEC) Assistant: Hidetsugu Irie (Univ. of Electro-Comm.) DATE: Tue, Apr 12, 2011 13:00 - 17:00 PLACE: TOPICS: ---------------------------------------- Tue, Apr 12 PM (13:00 - 14:15) ---------------------------------------- (1) 13:00 - 13:25 An Approach and Evaluation of Fault Tolerant Sequential Circuits for Simultaneous Occurrence of Multiple Transient Faults Satoshi Fukumoto, Kenta Imai, Hideo Kohinata, Masayuki Arai (Tokyo Metropolitan Univ.) (2) 13:25 - 13:50 A Note on Data Compression of Double-Precision Floating-Point Numbers for Massively Parallel Numerical Simulations Mamoru Ohara, Takashi Yamaguchi (TIRI) (3) 13:50 - 14:15 A Case Study on Dependable Network-on-Chip Platform for Automotive Applications Chammika Mannakkara, Daihan Wang, Vijay Holimath, Tomohiro Yoneda (NII) ----- Break ( 15 min. ) ----- ---------------------------------------- Tue, Apr 12 PM (14:30 - 15:30) ---------------------------------------- (4) 14:30 - 15:30 [Invited Talk] Tamper LSI Design Methodology Resistant to Malicious Attack Takeshi Fujino, Mitsuru Shiozaki (Ritsumeikan Univ.), Masaya Yoshikawa (Meijyo Univ.) ----- Break ( 15 min. ) ----- ---------------------------------------- Tue, Apr 12 PM (15:45 - 17:00) ---------------------------------------- (5) 15:45 - 16:10 Transient-Fault-Tolerant Out-of-Order Superscalar Processor Satoshi Arima, Takashi Okada, Ryota Shioya, Masahiro Goshima, Shuichi Sakai (The Univ. of Tokyo) (6) 16:10 - 16:35 Note on Defect Level Evaluation of Cascaded TMR for Pipeline Processors Masayuki Arai, Kazuhiko Iwasaki (Tokyo Metro. Univ.) (7) 16:35 - 17:00 Highly Flexible Task Tracer IP for the Real-Time OS on FPGA/SoC Environments Yuji Takeda, Mamoru Ohara, Tadashi Okabe, Ken Sato (Tokyo Metro. Indust. Tech. Res. Inst.) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. === Technical Committee on Dependable Computing (DC) === # FUTURE SCHEDULE: Mon, May 16, 2011 - Wed, May 18, 2011: Kitakyushu International Conference Center [Fri, Mar 11], Topics: LSI and Systems Workshop Fri, Jun 24, 2011: Kikai-Shinko-Kaikan Bldg. [Fri, Apr 15], Topics: Design, Test, Verification Sat, Jul 2, 2011 - Sun, Jul 3, 2011 (tentative): [Thu, May 19] Thu, Jul 28, 2011 - Fri, Jul 29, 2011: [Fri, May 13] # SECRETARY: Masato Kitakami (Chiba Univ.) TEL/FAX +43.290.3039 E-mail:     f ulty  ba-u === Technical Committee on Computer Systems (CPSY) === # FUTURE SCHEDULE: Mon, May 16, 2011 - Wed, May 18, 2011: Kitakyushu International Conference Center [Fri, Mar 11], Topics: LSI and Systems Workshop Sat, Jul 2, 2011 - Sun, Jul 3, 2011 (tentative): [Thu, May 19] Thu, Jul 28, 2011 - Fri, Jul 29, 2011: [Fri, May 13] # SECRETARY: Yoshio Miki (Hitachi) TEL +81-44-549-1623, FAX +81-44-549-1718 E-mail:   ocz   Last modified: 2011-02-18 12:40:32 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to CPSY Schedule Page] / [Return to DC Schedule Page] /
| Go Top | Go Back | Prev DC Conf / Next DC Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]