IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Kazuhiko Iwasaki (Tokyo Metropolitan Univ.)
Vice Chair Tomohiro Yoneda (NII)
Secretary Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas)

Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Toshinori Sueyoshi (Kumamoto Univ.)
Vice Chair Syuuichi Sakai (Univ. of Tokyo), Yoshio Miki (Hitachi)
Secretary Morihiro Kuga (Kumamoto Univ.), Akira Asato (Fujitsu Labs.)
Assistant Hidetsugu Irie (Univ. of Tokyo)

Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) [schedule] [select]
Chair Hidetoshi Onodera (Kyoto Univ.)
Secretary Isaro Utsumi (ONW), Tohru Ishihara (Kyushu Univ.), Yutaka Tamiya (Fujitsu Laboratories)

Special Interest Group on Embedded Systems (IPSJ-EMB) [schedule] [select]
Chair Hiroaki Takada (Nagoya Univ.)
Secretary Shuichi Oikawa (Univ. of Tsukuba), Hiroyuki Kanbara (ASTEM), Atsushi Sawada (Kyoto Univ.), Masayuki Hirayama (Toshiba / IPA Software Engineering Center)

Conference Date Thu, Mar 27, 2008 08:45 - 18:10
Fri, Mar 28, 2008 08:45 - 17:45
Topics  
Conference Place Yakushima Island Development Center 
Transportation Guide Bus stop: Kamiyaku-cho Yakuba. From Airpot: 25min by Bus, 20min by Taxi
http://www1.ocn.ne.jp/~yakukan/index.htm
Contact
Person
09974-2-0100
Sponsors This workshop is co-sponsored by IEICE-DC, IEICE-CPSY, IPSJ-SLDM, and IPSJ-EMB

  08:40-08:45 Opening Address ( 5 min. )
Thu, Mar 27 AM  Multicore / Multiprocessor
08:45 - 10:15
(1) 08:45-09:05 An Adaptive Multi-Performance Processor and its Evaluation Seiichiro Yamaguchi, Yuichiro Oyama (Kyushu Univ.), Yuji Kunitake (Kyushu Inst. of Tech.), Tadayuki Matsumura, Yuriko Ishitobi, Masaki Yamaguchi, Donghoon Lee, Yusuke Kaneda (Kyushu Univ.), Toshimasa Funaki (Kyushu Inst. of Tech.), Masanori Muroyama, Tohru Ishihara, Toshinori Sato (Kyushu Univ.)
(2) 09:05-09:30 Prioritized Non-Uniform Cache Architecture for Chip Multiprocessors Nobuaki Sakamoto, Nobuyuki Yamasaki (Keio Univ)
(3) 09:30-09:50 Function and Efficiency Enhancement of A Simulation Environment with Multiprocessor RTOS Hiroshi Aiba, Seiya Shibata, Takashi Furukawa, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada (Nagoya Univ.)
(4) 09:50-10:15 Coexistent environment of Responsiveness and Functionality on multi-core processor, MPCore.
-- Toward harmonizing Control with Information processing --
Tsuyoshi Abe, Junji Sakai (NEC)
  10:15-10:30 Break ( 15 min. )
Thu, Mar 27 AM  Security / Miscellaneous
10:30 - 12:00
(5) 10:30-10:50 String-Aware Information Flow Tracking to Detect Injection Attacks Satoshi Katsunuma, Ryota Shioya (Univ. of Tokyo), Hidetsugu Irie (JST), Masahiro Goshima, Shuichi Sakai (Univ. of Tokyo)
(6) 10:50-11:15 Porting of Linux OS to secure processor Yurie Fujimatsu, Hiroyoshi Haruki, Mikio Hashimoto (Toshiba Corp.)
(7) 11:15-11:35 Partitioning Behavioral Descriptions Exploiting Function-Level Parallelism Yuko Hara, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada, Katsuya Ishii (Nagoya Univ.)
(8) 11:35-12:00 A Method for Control of Driver Program Invocation based on Device Operation History on AnT Operating System Shinichi Takiguchi, Yoshinari Nomura, Toshihiro Tabata, Hideo Taniguchi (Okayama Univ.)
  12:00-13:00 Lunch Break ( 60 min. )
Thu, Mar 27 PM  Communication
13:00 - 14:30
(9) 13:00-13:20 Evaluation of Communication Mechanism between Server Programs for AnT Operating System Kouta Okamoto, Hideo Taniguchi (Okayama Univ.)
(10) 13:20-13:45 A Networking Mechanism for Automotive Sensors Tomoyuki Kawai, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada (Nagoya Univ.), Hideaki Ishihara, Kyouichi Suzuki, Yoshinori Teshima, Toshihiko Matsuoka, Kenji Yamada (DENSO)
(11) 13:45-14:05 Design Technique of Low-Size and High-Performance Hardwired TCP/IP Offload Engine for Embedded Systems Koji Hashimoto, Vasily G. Moshnyaga (Fukuoka Univ.)
(12) 14:05-14:30 Aperiodic Packet Scheduling in Real-Time Communication using Responsive Link Yuji Fujita, Shinpei Kato, Nobuyuki Yamasaki (Keio Univ.)
  14:30-14:45 Break ( 15 min. )
Thu, Mar 27 PM  Application
14:45 - 16:15
(13) 14:45-15:05 An experiment on Wireless Protocol Communicating Vehicle Position Kenji Toda (AIST), Kenji Sayano (REXEON)
(14) 15:05-15:30 Hardware implementation of contour definition by two-cycle levelset algorithm Ryo Yonezawa, Ikuji Honda (Keio Univ.)
(15) 15:30-15:50 A VLSI Architecture of Parallel Hough Transform with Localized Voting Space Access Masayuki Goto, Kazuhiro Nakamura, Yoshikazu Asada, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ.)
(16) 15:50-16:15 A Proposal of the Automatic Software Optimization Method for SDR Processor Yuji Ikeda, Kosuke Yamazaki, Toshiyuki Maeyama, Yoshio Takeuchi (KDDI Lab.)
  16:15-16:30 Break ( 15 min. )
Thu, Mar 27 PM  Embedded Systems
16:30 - 18:10
(17) 16:30-16:55 Development of Protection Mechanism for Embedded Component System Shimpei Yamada, Yukikazu Nakamoto (UOH), Takuya Azumi, Hiroaki Takada (Nagoya Univ.), Hiroshi Oyama (OKUMA)
(18) 16:55-17:20 A Realization of RPC in Embedded Component Systems Takuya Azumi (Nagoya Univ.), Hiroshi Oyama (OKUMA), Hiroaki Takada (Nagoya Univ.)
(19) 17:20-17:45 Construction and the evaluation of customizable user interface in the mobile phone Eigo Okada, Sun Xiaojin, Yukikazu Nakamoto (UOH)
(20) 17:45-18:10 Allocation of Scratch-Pad Memory in Non-Preemptive Multi-Task Systems Hideki Takase, Hiroyuki Tomiyama, Hiroaki Takada (Nagoya Univ.)
  - banquet
Fri, Mar 28 AM  Model / Circuit
08:45 - 10:15
(21) 08:45-09:05 A Hardware Acceleration for Semi-Formal Model Checking Satoshi Morishita, Hiroaki Yoshida, Masahiro Fujita (Univ of Tokyo)
(22) 09:05-09:30 Model-Based Design Technology for Automotive Control Systems Akihiko Hyodo, Naoki Kato, Shigeru Oho (Hitachi, Ltd.)
(23) 09:30-09:50 On Evaluation Methods of nMOS Level Shifter Circuits Makoto Otsu, Shingo Takahashi, Shuji Tsukiyama (Chuo Univ.), Masanori Hashimoto (Osaka Univ.), Isao Shirakawa (Univ. of Hyogo)
(24) 09:50-10:15 An Asynchronous IEEE754-standard Single-precision Floating-point Divider for FPGA Masayuki Hiromoto, Hiroyuki Ochi (Kyoto Univ.), Yukihiro Nakamura (Ritsumeikan Univ.)
  10:15-10:30 Break ( 15 min. )
Fri, Mar 28 AM  SoC / Analysis
10:30 - 12:00
(25) 10:30-10:50 A technique of automatic input pattern generation for system-level design descriptions by concrete and symbolic simulations Yoshihisa Kojima, Tasuku Nishihara, Takeshi Matsumoto (Univ. of Tokyo), Masahiro Fujita (VDEC, Univ of Tokyo)
(26) 10:50-11:15 On Distribution Functions of Delays and Slews for Statistical Timing Analysis Shingo Takahashi, Shuji Tsukiyama (Chuo Univ.)
(27) 11:15-11:35 Code Quality Analysis Toolset for Embedded Systems on Eclipse Yuichi Nakamura, Kohei Nadehara (NEC)
(28) 11:35-12:00 Design of a Programmable Debug Support Mechanism for Efficient Analysis in Multi-core SoC Noriaki Suzuki, Junji Sakai, Sunao Torii (NEC)
  12:00-13:00 Lunch ( 60 min. )
Fri, Mar 28 PM  Test / Dependability
13:00 - 14:15
(29) 13:00-13:25 Automatically Generating Testcases with the NuSMV Model Checker Masaya Kadono, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)
(30) 13:25-13:50 Synthesis for Detection of Transient Faults Goerschwin Fey (Univ of Bremen/Univ of Tokyo), Rolf Drechsler (Univ of Bremen)
(31) 13:50-14:15 A Functional Unit with Small Variety of Highly Reliable Cells and Its Evaluation Kazunori Suzuki, Takashi Nakada, Masaki Nakanishi, Shigeru Yamashita, Yasuhiko Nakashima (NAIST)
  14:15-14:25 Break ( 10 min. )
Fri, Mar 28 PM  Task Scheduling
14:20 - 16:00
(32) 14:20-14:45 An Efficient Real-Time Scheduling Algorithm for Temporal Protection with Task's Priority Yutaka Matsubara, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada (Nagoya Univ.)
(33) 14:45-15:10 A Context Assignment Algorithm for Real-time Tasks on Dynamically Reconfigurable Processor with Reconfigurable Overhead Keisuke Nishi (Osaka Univ.), Tomoya Kitani (NAIST), Akio Nakata (Hiroshima City Univ.), Teruo Higashino (Osaka Univ.)
(34) 15:10-15:35 Prioritized Object Management for RT-Middleware Hiroyuki Chishiro, Akira Takeda, Masao Ueyama, Shinpei Kato, Nobuyuki Yamasaki (Keio Univ.)
(35) 15:35-16:00 Global-RM based Real-Time Scheduling Algorithm on Multiprocessors Akira Takeda, Kenji Funaoka, Shinpei Kato, Nobuyuki Yamasaki (Keio Univ.)
  16:00-16:15 Break ( 15 min. )
Fri, Mar 28 PM  OS / Middleware
16:15 - 17:45
(36) 16:15-16:35 A Distributed Computing Environment for Embedded Control Systems withTime-Triggered and Event-Triggered Processing Tasuku Ishigooka, Yuichi Itami, Takanori Yokoyama (MI-TECH)
(37) 16:35-17:00 Time Management Functions for Sophisticated Robot Control Masao Ueyama, Kazutoshi Suito, Nobuyuki Yamasaki (Keio Univ.)
(38) 17:00-17:20 A Development of Middleware for Various kinds of Embedded Sensors Takahiro Kawahara, Satoshi Matsuura, Shinichi Doi, Kazutoshi Fujikawa, Hideki Sunahara (NAIST)
(39) 17:20-17:45 Inter-OS Communication Mechanism for Multi-OS Mobile Handset using Suspend/Resume Function Hisatoshi Eguchi, Tomohiro Nakagawa, Ken Ohta, Atsushi Takeshita (NTT DoCoMo, Inc.)
  17:45-17:50 Closing Address ( 5 min. )

Announcement for Speakers
General TalkEach speech will have 17 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address ETNET Secretariat (Toda, Nagasaku)
Central 2, Umezono 1-1-1, Tsukuba, Ibaraki 305-8568, JAPAN
Information Technology Research Institute,
National Institute of Advanced Industrial Science and Technology (AIST)
TEL: +81-29-861-5875, FAX: +81-29-861-5909
E--mail: k-aist 
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Morihiro KUGA (Kumamoto Univ.)
TEL +81-96-342-3647, FAX +81-96-342-3599
E--mail: am-u 
IPSJ-SLDM Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)   [Latest Schedule]
Contact Address  
IPSJ-EMB Special Interest Group on Embedded Systems (IPSJ-EMB)   [Latest Schedule]
Contact Address  


Last modified: 2008-03-20 21:18:41


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /   [Return to IPSJ-SLDM Schedule Page]   /   [Return to IPSJ-EMB Schedule Page]   /  
 
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan