| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on VLSI Design Technologies (VLD) Chair: Hiroyuki Ochi (Ritsumeikan Univ.) Vice Chair: Noriyuki Minegishi (Mitsubishi Electric) Secretary: Shinobu Nagayama (Hiroshima City Univ.), Koyo Nitta (NTT) =============================================== Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) Chair: Yutaka Tamiya (Fujitsu Laboratories) Secretary: Seiya Shibata (NEC), Yukio Mitsuyama (Kochi Univ. of Tech.), Eiichi Hosoya (NTT) DATE: Wed, May 16, 2018 13:30 - 16:15 PLACE: TOPICS: System Design, etc. ---------------------------------------- Wed, May 16 PM (13:30 - 14:45) ---------------------------------------- (1)/VLD 13:30 - 13:55 Partial logic synthesis by using sum of products or product of sums based quantified boolean formulae Xiaoran Han, Amir Masoud Gharehbaghi, Masahiro Fujita (UTokyo) (2) 13:55 - 14:20 (3) 14:20 - 14:45 ----- Break ( 15 min. ) ----- ---------------------------------------- Wed, May 16 PM (15:00 - 16:15) ---------------------------------------- (4)/VLD 15:00 - 15:25 Non-volatile Power Gating for Data Cache with Dynamic Line-selection Sosuke Akiba, Kimiyoshi Usami (SIT) (5) 15:25 - 15:50 (6)/VLD 15:50 - 16:15 Pixel-based OPC using Quadratic Programming for Mask Optimization Rina Azuma, Yukihide Kohira (Univ. of Aizu) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. === Technical Committee on VLSI Design Technologies (VLD) === # FUTURE SCHEDULE: Thu, Jun 14, 2018 - Fri, Jun 15, 2018: Hokkaido Univ. (Frontier Research in Applied Sciences Build.) [Sun, Apr 15], Topics: System and Signal Processing, etc # SECRETARY: Shinobu Nagayama (Hiroshima City University) E-mail: s_        -cu # ANNOUNCEMENT: # See also VLD's homepage: http://www.ieice.org/~vld/ === Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) === # SECRETARY: Yukio Mitsuyama (Kochi Univ. of Tech.) E-mail:       o  - # ANNOUNCEMENT: # Please see the IPSJ-SLDM page below: http://www.sig-sldm.org/ Last modified: 2018-10-21 19:33:59 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to VLD Schedule Page] / [Return to IPSJ-SLDM Schedule Page] /
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]