IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

===============================================
Technical Committee on Integrated Circuits and Devices (ICD)
Chair: Masao Nakaya Vice Chair: Akira Matsuzawa
Secretary: Koji Kai, Yoshiharu Aimoto
Assistant: Makoto Nagata, Minoru Fujishima

===============================================
Technical Group on Consumer Electronics (ITE-CE)

Secretary: Kazuo Saigo, Hideaki Miyahara, Tkayoshi Yamaguchi

DATE:
Thu, Dec 14, 2006 09:00 - 17:20
Fri, Dec 15, 2006 09:00 - 16:25

PLACE:
(http://www.hiwave.or.jp/hikos/kouryu/kouryutop.htm. 広島大学 先端物質科学研究科 機能集積システム工学研究室. 082-424-7643)

TOPICS:


----------------------------------------
Thu, Dec 14 AM (09:00 - 17:20)
----------------------------------------

(1) 09:00 - 09:25
Architecture for Multi-Context FPGAs Using Ferroelectric-Based Functional Pass-Gates
Yoshihiro Nakatani, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.)

(2) 09:25 - 09:50
An Alternative Cyclic Synchronous Mirror Delay for Versatility in Highly Integrated SoC
Hiroaki Nakaya, Yasuhiko Sasaki, Naoki Kato, Fumio Arakawa (Hitachi CRL), Toru Shimizu (Renesas)

(3) 09:50 - 10:15
Current mode high speed pipeline ADC using 90nm CMOS
Ryota Akeyama, Atsushi Iwata (Hiroshima Univ.)

(4) 10:15 - 10:40
Low-Power A/D Converters for Wireless Applications
Tomohiko Ito, Takeshi Ueno, Daisuke Kurose, Takafumi Yamaji, Tetsuro Itakura (Toshiba)

----- Break ( 10 min. ) -----

(5) 10:50 - 11:15
22-29GHz Pulse Generator for Ultra-Wideband Radar Application in 90-nm CMOS
Tong Wang, Wasanthamala Badalawa, Ahmet Oncu, Minoru Fujishima (U.T.)

(6) 11:15 - 11:40
A Fast fc Automatic Tuning Cicuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems
Osamu Watanabe, Rui Ito, Shigehito Saigusa, Tadashi Arai, Tetsuro Itakura (Toshiba)

(7) 11:40 - 12:05
A Quadrature Demodulator for WCDMA Receiver Using Common-Base Input Stage with Robustness to Transmitter Leakag
Toshiya Mitomo, Osamu Watanabe, Ryuichi Fujimoto, Shunji Kawaguchi (Toshiba)

----- Break ( 55 min. ) -----

(8) 13:00 - 13:50
[Special Invited Talk]
System LSIs for Digital Broadcasting Systems
Jiro Naganuma (NTT)

(9) 13:50 - 14:40
[Special Invited Talk]
RF Integrated Circuit Technologies for Mobile Digital TV Receivers
Kunihiko Iizuka (Sharp)

(10) 14:40 - 15:05
Processing Platform Chip for Software Defined Radio with Dynamic Reconfigurable Logic Cores
Hisanori Fujisawa, Miyoshi Saito, Yuki Sakai, Seiichi Nishijima, Naoki Odate, Iwao Sugiyama, Yoshio Hirose, Hideki Yoshizawa (Fujitsu Lab.)

----- Break ( 10 min. ) -----

(11) 15:15 - 15:40
Design of a Trinocular-Stereo-Vision VLSI Processor Based on Optimal Scheduling
Naoto Yokoyama, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.)

(12) 15:40 - 16:05
A Wide Dynamic Range Silicon Retina Performing a Contrast Enhacement Function
Masahiro Hatano, Seiji Kameda, Atsushi Iwata (Hiroshima Univ)

(13) 16:05 - 16:30
Floating Point Wide Range CMOS Image Sensor Using Multiple Sampling and Wireless Interconnection
Hossain Quazi Delwar (Hiroshima Univ.), Toshifumi Imamura (A-R Tec Corp.), Mamoru Sasaki, Atsushi Iwata (Hiroshima Univ.)

(14) 16:30 - 16:55
A Chip for Real-Time Segmentation Processing with Object-based Image-Scan Architecture
Kazutoshi Awane, Hidekazu Adachi, Takashi Morimoto, Kosuke Yamaoka, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.)

(15) 16:55 - 17:20
A GA processor which can dynamically change number and accuracy of individuals
Akihiko Tsukahara, Akinori Kanasugi (Tokyo Denki Univ.)

----------------------------------------
Fri, Dec 15 AM (09:00 - 16:25)
----------------------------------------

(16) 09:00 - 09:25
Analog circuit operation diagnosis by on-chip multi-channel waveform monitor
Shuichi Sato, Takushi Hashida, Koichiro Noguchi, Makoto Nagata (Kove Univ.)

(17) 09:25 - 09:50
A Novel Expression of Spatial Correlation with Random Curved Surface
-- The Methodology of Consideration of Systematic Variation in LSI Design --
Shin-ichi Ohkawa (Renesas), Masakazu Aoki (Tokyo University of Science, SUWA), Hiroo Masuda (Renesas)

(18) 09:50 - 10:15
Modeling and Simulation of Mismatch Characteristics on Analog CMOS Circuits
Takeshi Kida, Shin-ichi Ohkawa, Hiroo Masuda (Renesas)

(19) 10:15 - 10:40
Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling
Eishi Ibe (Hitachi), S. Chung, S. Wen (Cysco Systems), Hironaru Yamaguchi, Yasuo Yahagi (Hitachi), hideaki Kameyama, Shigehisa Yamamoto, Takashi Akioka (Renesas)

----- Break ( 10 min. ) -----

(20) 10:50 - 11:15
Remote-hwObjectSystem that achieves hw/sw complex utilizeing network
Hiroshi Kishimoto, Hiroaki Iijima, Kenji Kudo, Masatoshi Sekine (tuat)

(21) 11:15 - 11:40
Low Power SOC Design using Partial-Trench-Isolation ABC SOI for sub-100-nm LSTP technology
Osamu Ozawa, Kazuki Fukuoka, Yasuto Igarashi, Takashi Kuraishi, Yoshihiko Yasu, Yukio Maki, Takashi Ipposhi, Toshihiko Ochiai, Masayoshi Shirahata, Koichiro Ishibashi (Renesas)

(22) 11:40 - 12:05
A Study of Texture Cache Architecture
Yoshiyuki Kato, Akira Torii, Seiji Seki (Mitsubishi Electric)

(23) 12:05 - 12:30
Multiple CAM Matches and Self-adapting Codeword Table for Optimized Real-time Huffman Encoding
Masakatsu Ishizaki, Takeshi Kumaki, Yutaka Kono, Masaharu Tagami, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.), Yasuto Kuroda, Takayuki Gyohten, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito (Renesas Technology Corp.)

----- Break ( 50 min. ) -----

(24) 13:20 - 14:10
[Special Invited Talk]
Memory-based Information Processing Systems
Tetsushi Koide (Hiroshima Univ.), Hans Juergen Mattausch (HIroshima Univ.)

(25) 14:10 - 15:00
[Special Invited Talk]
Media Processor of Integrated Platform for Digital Consumer Electronics
Kozo Kimura, Shigeki Fujii, Yoshito Nishimichi, Masaitsu Nakajima, Tokuzo Kiyohara (Matsushita Electric)

----- Break ( 10 min. ) -----

(26) 15:10 - 15:35
A 0.3mW 1.4mm2 Motion Estimation Processor LSI for Mobile Video Application
Seiichiro Hiratsuka (Fukuoka IST), Kazunori Shimizu, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.)

(27) 15:35 - 16:00
Architecting of TOPSTREAM MPEG-4, Heterogeneous Multi-Core for Video Codec
Yukoh Matsumoto (TOPS Systems Corp.)

(28) 16:00 - 16:25
Architecting of TOPSTREAM WLAN Heterogeneous Multi-Core for Wireless LAN
Yukoh Matsumoto (TOPS Systems)

# Information for speakers
General Talk will have 20 minutes for presentation and 5 minutes for discussion.
Special Invited Talk will have 40 minutes for presentation and 10 minutes for discussion.


=== Technical Committee on Integrated Circuits and Devices (ICD) ===
# FUTURE SCHEDULE:

Thu, Jan 18, 2007 - Fri, Jan 19, 2007: Kika-Shinko-Kaikan Bldg. [Wed, Nov 22], Topics: LSI system assembly and module/inteface technology, test, general
Wed, Mar 7, 2007 - Fri, Mar 9, 2007: Mielparque Okinawa [Wed, Dec 13], Topics: System-on-silicon design techniques and related VLSs

# SECRETARY:
Minoru Fujishima (Univ. of Tokyo)
TEL 04-7136-3846,FAX 04-7136-3847
E-mail:ku-

=== Technical Group on Consumer Electronics (ITE-CE) ===

# SECRETARY:
takayoshi yamaguchi
sharp corp.
gu-srp


Last modified: 2006-11-21 11:23:28


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to ICD Schedule Page]   /   [Return to ITE-CE Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan