===============================================
Technical Committee on Reconfigurable Systems (RECONF)
Chair: Kentaro Sano (RIKEN)
Vice Chair: Yoshiki Yamaguchi (Tsukuba Univ.), Tomonori Izumi (Ritsumeikan Univ.)
Secretary: Yuuki Kobayashi (NEC), Yukinori Sato (Toyohashi Univ. of Tech.)
Assistant: Yukitaka Takemura (INTEL), Yasunori Osana (Ryukyu Univ.)
DATE:
Wed, Sep 7, 2022 13:00 - 18:00
Thu, Sep 8, 2022 09:45 - 14:20
PLACE:
emCAMPUS. and Zoom(2-81 Ekimaeohdohri, Toyohashi-shi, Aichi 440-0888)
TOPICS:
Reconfigurable system, etc.
----------------------------------------
Wed, Sep 7 PM (13:00 - 13:50)
----------------------------------------
(1) 13:00 - 13:50
[Invited Talk]
Domain specific accelerators optimized for next-generation embedded systems
Teppei Hirotsu (NSITEXE)
----- Break ( 20 min. ) -----
----------------------------------------
Wed, Sep 7 PM (14:10 - 15:00)
----------------------------------------
(2) 14:10 - 14:35
Efficient Learning of Spiking Neural Networks with Genetic Algorithm and its FPGA Acceleration
Taiki Watanabe, Yukinori Sato (TUT)
(3) 14:35 - 15:00
Simulation for a CNN implementation on a multi-FPGA system with system-C description
Shao Ningyu, Hiroaki Suzuki (Keio Univ.), Wataru Takahashi (NEC), Kazutoshi Wakabayashi (Tokyo Univ.), Hideharu Amano (Keio Univ.)
----- Break ( 20 min. ) -----
----------------------------------------
Wed, Sep 7 PM (15:20 - 16:10)
----------------------------------------
(4) 15:20 - 15:30
(See Japanese page.)
(5) 15:30 - 15:40
(See Japanese page.)
(6) 15:40 - 15:50
(See Japanese page.)
(7) 15:50 - 16:00
(See Japanese page.)
(8) 16:00 - 16:10
[Short Paper]
Zuquan Qin, Weu Kaijie, Hideharu Amano (Keio Univ.), Kazuhiro Nakadai (TIT)
----- LT Q&A ( 10 min. ) -----
----- Break ( 10 min. ) -----
----------------------------------------
Wed, Sep 7 PM (16:30 - 18:00)
----------------------------------------
(9) 16:30 - 18:00
----------------------------------------
Thu, Sep 8 AM (09:45 - 11:00)
----------------------------------------
(1) 09:45 - 10:10
FPGA implementation of small area sum-of-products arithmetic unit for Posit and consideration of its introduction into AI chip ReNA
Yasuhiro Nakahara, Yuta Masuda, Masato Kiyama, Masahiro Iida (Kumamoto Univ.)
(2) 10:10 - 10:35
Proposal and evaluation of Combined Posit MAC unit (CPMAC) for both DNN inference and training
Yuta Masuda, Yasuhiro Nakahara, Masato Kiyama, Masahiro Iida (Kumamoto Univ.)
(3) 10:35 - 11:00
(See Japanese page.)
----- Break ( 20 min. ) -----
----------------------------------------
Thu, Sep 8 AM (11:20 - 12:10)
----------------------------------------
(4) 11:20 - 11:45
(See Japanese page.)
(5) 11:45 - 12:10
(See Japanese page.)
----------------------------------------
Thu, Sep 8 PM (12:10 - 12:10)
----------------------------------------
----- ( 20 min. ) -----
----- Break ( 70 min. ) -----
----------------------------------------
Thu, Sep 8 PM (13:40 - 14:20)
----------------------------------------
(6) 13:40 - 13:50
(See Japanese page.)
(7) 13:50 - 14:00
Takuya Kojima, Kaito Kokubu, Makoto Saito, Yuna Tomida, Shion Maeda (UTokyo)
(8) 14:00 - 14:10
(See Japanese page.)
(9) 14:10 - 14:20
(See Japanese page.)
----- LT Q&A ( 10 min. ) -----
----- ( 90 min. ) -----
# Information for speakers
General Talk will have 20 minutes for presentation and 5 minutes for discussion.
=== Technical Committee on Reconfigurable Systems (RECONF) ===
# FUTURE SCHEDULE:
Mon, Nov 28, 2022 - Wed, Nov 30, 2022: [Fri, Sep 9], Topics: Design Gaia 2022 -New Field of VLSI Design-
# SECRETARY:
Chair: Kentaro Sano (RIKEN)
# ANNOUNCEMENT:
# RECONF website
http://www.ieice.org/~reconf/
RECONF slack
https://join.slack.com/t/reconfworkspace/shared_invite/zt-v3qeynk3-RsInu4wdjqU2t_ysqWvagg
Last modified: 2022-09-05 19:07:39
|
Notification: Mail addresses are partially hidden against SPAM.
|