IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

===============================================
Technical Committee on Dependable Computing (DC)
Chair: Kazuhiko Iwasaki (Tokyo Metropolitan Univ.) Vice Chair: Tomohiro Yoneda (NII)
Secretary: Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas)

===============================================
Technical Committee on Computer Systems (CPSY)
Chair: Toshinori Sueyoshi (Kumamoto Univ.) Vice Chair: Syuuichi Sakai (Univ. of Tokyo), Yoshio Miki (Hitachi)
Secretary: Morihiro Kuga (Kumamoto Univ.), Akira Asato (Fujitsu Labs.)
Assistant: Hidetsugu Irie (Univ. of Tokyo)

DATE:
Wed, Apr 23, 2008 10:00 - 18:15

PLACE:


TOPICS:
Dependable Computing Systems, etc.

----------------------------------------
Wed, Apr 23 AM (10:00 - 12:00)
----------------------------------------

(1) 10:00 - 10:30
Perfect Classified Channel retaining DC balance
Hiroki Matsuoka, Koichi Inoue, Hiroaki Nishi (Keio Univ.)

(2) 10:30 - 11:00
A Clustering to Regularize Task Granule for Distributed Environment
Hidehiro Kanemitsu, Hidenori Nakazato, Takashige Hoshiai, Yoshiyori Urano (Waseda Univ.)

(3) 11:00 - 11:30
A Lightweight Write Error Detection for Register-file Using Improved Passive WAB
Hidetsugu Irie, Ken Sugimoto, Ryota Shioya (U-Tokyo), Kenichi Watanabe (Hitachi), Masahiro Goshima, Shuichi Sakai (U-Tokyo)

(4) 11:30 - 12:00
A Study on Reliability and Performance of FPGA-Based Fault Tolerant Systems
Ryoji Noji, Satoshi Fujie, Yuki Yoshikawa, Hideyuki Ichihara, Tomoo Inoue (Hiroshima City Univ.)

----- Lunch Break ( 60 min. ) -----

----------------------------------------
Wed, Apr 23 PM (13:00 - 16:00)
----------------------------------------

(5) 13:00 - 14:00


(6) 14:00 - 14:30
Generating PROMELA Models of Fault-Tolerant Distributed Algorithms
Takahiro Minamikawa, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)

(7) 14:30 - 15:00
Finding the Optimal Configuration of a Cascading Single-Voter TMR System
Masashi Hamamatsu, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)

(8) 15:00 - 15:30
Current Status of Impacts and Countermeasures in Environmental Neutron Induced Failures in Electric Systems
Eishi Ibe (PERL)

(9) 15:30 - 16:00
Influence of Untestable Hard Error on Soft Error Hardened Latches
Kengo Nakashima, Kazuteru Namba, Hideo Ito (Chiba Univ)

----- Break ( 15 min. ) -----

----------------------------------------
Wed, Apr 23 PM (16:15 - 18:15)
----------------------------------------

(10) 16:15 - 16:45
Soft Error Hardened FF Capable of Detecting Wide Error Pulse
Shuangyu Ruan, Kazuteru Namba, Hideo Ito (Chiba-Univ.)

(11) 16:45 - 17:15
An approach to tolerating delay faults based on asynchronous circuits
Tomohiro Yoneda (NII), Masashi Imai (Univ. of Tokyo), Atsushi Matsumoto, Takahiro Hanyu (Tohoku Univ.), Yuichi Nakamura (NEC)

(12) 17:15 - 18:15


# Information for speakers
General Talk will have 25 minutes for presentation and 5 minutes for discussion.


=== Technical Committee on Dependable Computing (DC) ===
# FUTURE SCHEDULE:

Fri, Jun 20, 2008: Kikai-Shinko-Kaikan Bldg [Fri, Apr 18], Topics: Design, Test, Verification

# SECRETARY:
Masato Kitakami
Graduate School of Integration Science,
Chiba University
1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN
TEL/FAX +42.290.3269
E-mail:fultyba-u

=== Technical Committee on Computer Systems (CPSY) ===

# SECRETARY:
Morihiro KUGA (Kumamoto Univ.)
TEL +81-96-342-3647, FAX +81-96-342-3599
E-mail: am-u


Last modified: 2008-02-29 07:55:40


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /  
 
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan