IEICE Technical Report

Print edition: ISSN 0913-5685

Volume 106, Number 89

Concurrent Systems Technology

Workshop Date : 2006-06-02 / Issue Date : 2006-05-26

[PREV] [NEXT]

[TOP] | [2006] | [2007] | [2008] | [2009] | [2010] | [2011] | [2012] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

CST2006-6
Experiment-based Evaluation of Algorithms for the Legal Firing Sequence Problem of Petri Nets with Inhibitor Arcs
Satoshi Taoka, Toshimasa Watanabe (Hiroshima Univ.)
pp. 1 - 6

CST2006-7
Siphon-Trap-Based Algorithms for Computation of Petri Net Invariants with Supports Containing a Specified Place
Tomohiro Chikada, Satoshi Taoka, Toshimasa Watanabe (Hiroshima Univ.)
pp. 7 - 12

CST2006-8
Reachability Problem of Marked Graphs with Batch Processing Arcs
Nami Mizuno (DENSOTECHNO), Atsushi Ohta, Kohkichi Tsuji (Aichi Pref. Univ.)
pp. 13 - 18

CST2006-9
A Java/PNML Verification Framework for Concurrent System Design based on an Extended Petri Net
Shin'nosuke Yamaguchi (KIT), Katsumi Wasaki, Yasunari Shidama (Shinshu Univ.)
pp. 19 - 24

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan