Summary
International Symposium on Antennas and Propagation
2008
Session Number:2D04
Session:
Number:2D04-3
Low-Voltage UWB Low-Noise Amplifier
Yi-Jane Sie, Jean-Fu Kiang,
pp.-
Publication Date:2008/10/27
Online ISSN:2188-5079
DOI:10.34385/proc.35.2D04-3
PDF download (87.6KB)
Summary:
This paper focuses on the design and implementation of an LNA for UWB applications based on conventional CMOS technology. A low-voltage UWB low-noise amplifier (LNA) is designed and fabricated in a standard 0.18 μm CMOS technology. A folded cascode topology with RC-feedback is used to achieve a flat gain from 12 dB to 14 dB, the noise figure is about 3 dB. A low dc power consumption of 12.9 mW is achieved with 0.75 V supply without using output buffer. The input and output return losses are lower than ?10 dB. The input referred 1-dB compression point is P1dB = ?13.1 dBm. The chip size is 0.59 mm2.