

# Reconfigurable U-shape Tunnel FET

Myounggon Kang<sup>1</sup>, Won Joo Lee<sup>2</sup> and Yoon Kim<sup>3</sup>

<sup>1</sup> Department of Electronics Engineering, Korea National University of Transportation  
50 Daehak-ro, Chungju-si, Chungbuk, Korea

<sup>2,3</sup> Department of Nanoenergy Engineering, Pusan National University  
46241 Busandaehak-ro, Busan, 609-735, Korea

E-mail: <sup>1</sup>mgkang@ut.ac.kr, <sup>2</sup>won0940@naver.com, <sup>3</sup>yoonkim@pusan.ac.kr


**Abstract:** In this paper, we propose and validate a novel design of dynamically reconfigurable tunnel field-effect transistor having a U-shape channel and three gates (two polarity gates and one control gate). The polarity gate acts on the side regions of the channel, switching the device polarity dynamically between  $n$  and  $p$ -type. Also, the conduction mechanism of proposed device is based on the tunnel FET operation that features low-leakage current, low power consumption, and scalable subthreshold swing ( $SS$ ). To improve on-current drivability and suppress short-channel effect, we propose a unique U-shape channel structure. The designed device provides  $\sim 30 \times$  higher on-current ( $I_{on}$ ) and an average subthreshold swing of 41.8 mV/dec.

## 1. Introduction


As we are moving toward a sub-20-nm CMOS technology regime, various new transistors are proposed to overcome conventional CMOS transistor limitations, such as short-channel effects (SCEs) and random dopant fluctuation (RDF). A Tunnel field-effect transistor (TFET) is the most promising candidate for a next-generation transistor device supplanting a standard MOSFET[1]. However, technical issues still remain for its commercialization such as poor on-current drivability due to its limited band-to-band tunneling (BTBT) through shallow inversion layer. Another problem with TFET is that the requirements of higher doping concentration and abrupt doping profile at junctions further detriment the SCEs and RDF.

Another limitation of CMOS transistors is a lack of flexibility related with circuit design. CMOS transistors are limited to static electrical functions that cannot be changed. The dynamically configurable devices is another new solution that can be reversely configured as  $n$  or  $p$ -type simply by the application of an electric signal[2]. In [3-4], configurable logic gates with polarity controlled silicon nanowire FETs have been demonstrated. Also, TFET-based reconfigurable transistor have been proposed[5]. However, this device several inherent drawbacks originated from conventional TFET.

In this manuscript, we propose a reconfigurable U-shape tunnel FET (RUTFET). The characteristics of proposed device have been examined by technology computer-aided design (TCAD) simulation, Atlas Silvaco V5.19.20. Our designed device provides full flexibility by yielding symmetric  $I_D$ - $V_G$  characteristics, scalable  $SS$ , and high  $I_{on}$  owing to unique U-shape structure. These features make way for a simple and compact hardware platform that can be flexibly reconfigured during operation to perform different logic computations.



(a)



(b)

(c)


**Fig. 1.** Cross-sectional view of (a) RUTFET (b) planar-type reconfigurable TFET (c) DG-type reconfigurable TFET

**Table 1.** Parameters of the baseline of designed device


Metal gate work-function	4.6 eV
NiSi schottky barrier height	0.45 eV
EOT of gate dielectric	0.8 nm
Program gate (PG) width ( $W_{PG}$ )	20 nm
Program gate (CG) width ( $W_{gate}$ )	20 nm
Program gate (PG) height ( $H_{PG}$ )	50 nm
Program gate (CG) height ( $H_{CG}$ )	50 nm
Height of overlap between PG and CG in RUTFET ( $H_{OV}$ )	20 nm
Silicon fin width ( $W_{fin}$ )	6 nm
Height of underlap between PG and CG in RUTFET ( $H_{UND}$ )	30nm

## 2. Device Structure and Simulation Results

The structures of RUTFET and conventional reconfigurable TFETs (planar type and double-gate type) are depicted in Fig. 1. In the RUTFET, dopingless Si channel based on SOI (Silicon-On-Insulator) structure is used. And, the formation of source and drain is achieved by the application of appropriate bias at polarity gates (PGs)



**Fig. 2.** Transfer characteristics of RUTFET and conventional reconfigurable TFETs. (Bias condition of RUTFET : PG1= -1.2 V, PG2=1.2 V, Drain=1 V)




**Fig. 3.** (a) Energy band diagram along with overlap region from PG1 to CG in n-type RUTFET (b) two-dimensional contour plot of electron BTBT rate for n-type RUTFET.

(i.e., electrically doped). As a consequence, the device becomes dynamically configurable to switch between *n*- and *p*-type TFETs. Also, the device has a U- shape channel structure that can make following advantages.

First, the recessed-channel structure is very helpful to address SCE with the help of increased physical channel length. As a result, RUTFET can solve the SS degradation by a drain-induced barrier thinning (DIBT) [5].

Second, a large CG-to-PG overlap region can increase band-to-band tunneling (BTBT) junction area. As a result, the RUTFET can increase the  $I_{on}$ .

The conventional reconfigurable TFETs and the proposed RUTFET are simulated using a TCAD device simulator, Atlas Silvaco. The nonlocal band-to-band tunneling (BTBT) model based on Wentzel-Kramer-Brillouin (WKB) is enabled in order to calculate the tunneling probability using an electron-hole wave vector throughout the tunneling path [6].



**Fig. 4.** Dynamic reconfigurable characteristics of *n* and *p*-type operation. (p-type operation condition : PG1= 2 V, PG2= -2 V, Drain= -1 V)

The trap-assisted tunneling model given by Schenk is also enabled. Since RUTFET use NiSi contacts at the drain and the source, we enable the universal Schottky tunneling model.

Key parameters of devices for simulation are summarized in Table 1. Metal work function for PGs and CG is 4.6 eV. And, source and drain contact made up of nickel silicide (NiSi) with a barrier height of 0.45 eV.

## 2.1 Device Transfer Characteristics

To demonstrate significant improvement of RUTFET, the basic transfer characteristic is compared with other reconfigurable TFETs as shown in Fig. 2.

A turn-on voltage ( $V_{turn-on}$ ) is defined as gate voltage when drain current ( $I_D$ ) is  $10^{-12}$  A/ $\mu$ m. A SS indicates a reciprocal of mean ratio of change in the  $\log(I_D)$ - $V_G$  curve when  $I_D$  increases from  $10^{-12}$  A/ $\mu$ m to  $10^{-7}$  A/ $\mu$ m. Lastly,  $I_{on}$  is extracted for  $V_g = V_{turn-on} + 1.0$  V. As indicated in Fig.2, the SS of RUTFET is far smaller those of conventional reconfigurable TFETs. In the case of RUTFET, maximum barrier width ( $W_l$ ) is fixed by silicon fin width ( $W_{fin}$ ). As illustrated in Fig. 3(a), the BTBT is not occurred until the valence band edge ( $E_V$ ) on the PG1 side is aligned with the conduction band edge ( $E_C$ ) on the CG side. As a result, RUTFET has higher BTBT probability at  $V_{turn-on}$ , resulting in more abrupt on/off transition than conventional reconfigurable TFETs(DG RTFET and planar RTET).

In addition, RUTFET shows  $\sim 30 \times$  higher  $I_{on}$  than planar reconfigurable TFET. The BTBT of planar TFET occurs through the thin inversion layer ( $\sim 2$  nm). On the other hand, in the case of RUTFET, the tunneling occurs through the vertical channel at the PG1/CG overwrapped regions as shown in Fig. 3(b). Furthermore, we can modulate  $I_{on}$  without additional area size by scaling the height of vertical overwrapped region ( $H_{ov}$ ).

The proposed RUTFET features higher on-current and lower subthreshold swing than previous reconfigurable TFETs. Therefore, RUTFET may provide a promising solution to next-generation transistor technology.




Fig. 5. Schematic band diagram and each tunneling mechanism of  $n$ - and  $p$ - type operation.

## 2.2 Reconfigurable Operation

To realize electrical  $n+$  or  $p+$  region in the proposed RUTFET, appropriate biases need to apply across PGs. A positive bias create  $n+$  region, and a negative bias can create  $p+$  region. As a result, the polarity of the same transistor can be selected by simply applying a program potential at PG electrodes.

To guarantee the dynamic configurability and symmetric transfer characteristics, we reversed the bias across PGs that represent  $p$ -type RUTFET and observed the  $I_D$ - $V_G$  characteristics, as indicated in Fig. 4. Different voltages are applied on  $n$ - and  $p$ - type PGs in order to obtain symmetric drain current level.

The tunneling probability based on the nonlocal BTBT model with WKB approximation use the following equation

$$T(E) = \exp\left(-2 \int_{x_{start}}^{x_{end}} k(x) dx\right) \quad (1)$$

where  $x_{start}$  is the start point of the tunneling paths,  $x_{end}$  is the end point of the tunneling parth, and  $k(x)$  is the evanescent wavevector at point  $x$ . The wavevector  $k(x)$  can be described as

$$k(x) = \frac{k_e k_h}{\sqrt{k_e^2 + k_h^2}} \quad (2)$$

The each wavevector is given by the following equation:

$$k_e(x) = \frac{1}{i\hbar} \sqrt{2m_0 m_e(x)(E - E_c(x))} \quad (3)$$

$$k_h(x) = \frac{1}{i\hbar} \sqrt{2m_0 m_h(x)(E - E_c(x))} \quad (4)$$

where  $m_e$  is the electron effective mass,  $m_h$  is the hole effective mass, and  $m_0$  is the electron rest mass.

In case of  $p$ -type operation, a hole has a larger effective mass than that of electron, which leads to smaller BTBT rate. Consequently, we should apply higher voltage on  $p$ -type PGs to make similar BTBT rate with  $n$ -type operation.

As shown in Fig. 4, the symmetric  $I_D$ - $V_G$  characteristics, high on-current drivability and steep  $SS$  of the proposed device make it a suitable candidate for dynamically configurability with high performance. This implies that the potential to change the configuration of each transistor within the circuit enables the reconfiguration of logic circuit in a fine grain manner. Specific logic functions can be dynamically altered during user operation. As a consequence, the main advantage of the reconfigurable operation of RUTFET is that additional logic fuctions can




Fig. 6. Transfer curves with the variation of  $W_{fin}$  ranging from 5 to 12 nm.

be provided with the same number of transistors compared to standard CMOS logic.

Fig. 5 presents a conceptual band diagram showing the tunneling mechanism in RUTFET at diference PG1 and CG biases. A negative PG1 bias and a positive CG bias allows electron to create a current through the  $n$ -channel. On the other hand, a positive PG1 bias and a negative CG bias make hole tunneling to make  $p$ -type operation.

## 2.3 Device Characteristics Study

Fig. 6 shows the transfer characteristic with various  $W_{fin}$  (intrinsic silicon width between CG and PGs). The silicon fin width ( $W_{fin}$ ) means the tunneling distance from  $x_{start}$  to  $x_{end}$ . It means that  $W_t$  is determined by  $W_{fin}$  which is not controlled by electrical bias but by fabrication process.

As shown if Fig. 6,  $SS$  increases as  $W_{fin}$  increases from 5 nm to 12 nm. When  $W_{fin}$  is large, even if the  $E_V$  of the PG1-side silicon channel region is aligned with the  $E_C$  of the CG-side silicon channel region,  $W_t$  is still large. It leads to high off-current and large  $SS$ . Furthermore, off-current increase lowers  $V_{turn-on}$  as shon in Fig. 6. On the other hand, as  $W_{fin}$  becomes smaller,  $W_t$  becomes smaller as long as the  $E_V$  of the PG1-side silicon channel region is aligned with the  $E_C$  of the CG-side silicon channel region. At the same time, it becomes more difficult to make the  $E_V$  of the PG1-side silicon channel region aligned with the  $E_C$  of the CG-side silicon channel region due to small  $W_{fin}$ . It results in small  $SS$  and high  $V_{turn-on}$ .

From now on, the tendency of  $W_{fin}$  from the viewpoint of  $I_{on}$ . The electric field to make BTBT current is governed by the following equation :

$$\text{Electricfield} \approx \frac{V_{PG1} - V_{CG}}{W_{fin}} \quad (5)$$

Consequently, as  $W_{fin}$  becomes smaller, electric field becomes larger, which leads to higher BTBT rate. As shown in Fig. 6,  $I_{on}$  increases as  $W_{fin}$  decreases from 12 nm to 5 nm.

Therefore, when we design the specific physical parmaeter of RUTFET, a thin silicon fin width is desirable.

### 3. Conclusion

A novel reconfigurable U-shape TFET(RUTFET) has been proposed for dynamically configurable applications. The  $p^+$  and  $n^+$  are induced on a intrinsic silicon channel via PG biasing. A RUTFET features band-to-band tunneling direction perpendicular to the channel. Because the  $W_t$  and tunneling junction cross-sectional area are determined by  $W_{fin}$  and overlap between PG and CG ( $H_{OV}$ ), respectively, RUTFET show better performance than previous ones in terms of  $SS$  and  $I_{on}$ . The superiority of RUTFET have been demonstrated using 2-D TCAD simulations. Therefore, it is expected that a reconfigurable U-shaped TFET will be the most promising candidate for a next-generation electron devices.

### Acknowledgement

This work is supported by Korean National University of Transportation in 2016.

### References

- [1] W. Y. Choi, *et al.*, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Letter*, vol. 28, no. 8, pp.743-745, Aug. 2007.
- [2] A. gGmbH, *et al.*, "Reconfigurable Silicon Nanowire Transistors," *Nano Letters*, vol. 12, pp. 119-124, Nov. 2012.
- [3] M. De Marchi *et al.*, "Polaritty control in double-gate, gate-all-around vertically stacked silicon nanowire FETs," in *Proc. IEEE ELcron Devices Meeting (IEDM)*, Dec. 2012, pp. 8.4.1-8.4.4.
- [4] M.De Marchi, *et al.*, "Configurable logic gates using polarity-controlled silicon nanowire gate-all-around FETs," *IEEE Electron Devce Letter*, vol. 35, no. 8, pp.880-882, Aug. 2014.
- [5] A. Lahgere, *et al.*, "PVT-Aware Design of Dopingless Dynamically Configurable Tunnel FET," *IEEE Tras. on Electron Devces*, vol. 62, no. 8, pp.2404-2409, Aug. 2015.
- [6] K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with high-k gate dielectric," *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1725-1733, Jul. 2007.