Design and Implementation of Turbo Decoder for Advanced T-DMB System

Hyuk Kim, Jinkyu Kim, Juehyun Lee, Duckwhan Kim and Bon-tae Koo

Electronic and Telecommunications Research Institute

138 Gajeongno, Yuseong-gu, Daejeon, KOREA

haggy@etri.re.kr

Abstract: Iterative decoders such as turbo decoders have become integral components of modern broadband communication systems such as Advanced Terrestrial DMB (AT-DMB) system because of their ability to provide substantial coding gains. This paper presents a design and FPGA implementation of turbo decoder for AT-DMB system which enables high quality mobile multimedia broadcasting services that exceeds current DMB service's quality and contents capability. The turbo decoder uses the max-log-map algorithm with simple min function. It features an interleaver address generator that computes the interleaved addresses for four block sizes enabling it to quickly switch context to support different data services. The decoder was implemented on a Xilinx Virtex-4 XC4VLX200 device with other functional blocks.

1. Introduction

The turbo code introduced in 1993 is one of the most powerful forward error correction channel codes, and provides near optimal bit-error rates[1]. The expense of superior performance of turbo codes is intensive computational complexity specifically in the decoding process. There exist two main algorithms for turbo decoding: MAP algorithm [2] and soft output Viterbi algorithm (SOVA) [3]. Recently, nonbinary turbo codes have received a great attention and adopted in several mobile radio systems such as DVB-RCS, 802.16 standard (WiMAX)[4] and AT-DMB system, as they can offer many advantages over the classical single-binary turbo codes. To avoid spectrum waste caused by the tail bits, the circular coding technique called tail-biting is also employed in the turbo codes.

Digital Multimedia Broadcasting (DMB) is the next generation broadcasting service which enables various digital multimedia contents, i.e., audio and video, and data access for mobile users. However, due to the bandwidth limitation, the spatial resolution is limited to CIF (Common Interleaved Frame). The AT-DMB secures additional bandwidth by adopting hierarchical modulation transmission technology and provides high data rate and quality for mobile multimedia broadcasting services with scalable video coding (SVC) and MPEG surround audio technology.

This paper is organized as follows, next section present an overview of the AT-DMB system. Section 3 describes the turbo code adapted to the AT-DMB system. Section 4 describes the design and FPGA implementation results of the turbo decoder. Finally, conclusions are described in section 5.

2. Advanced Terrestrial DMB System

AT-DMB system can be backward compatible with the conventional T-DMB system and provide high-rate and high-quality services. For this, it applies two key techniques: Hierarchical modulation and scalable video coding. Hierarchical modulation can be backward compatible with conventional T-DMB system and improve the effective data rate. Conventional T-DMB system adopts the π /4-DQPSK(Differential Quadrature Phase Shift Keying) modulation scheme and it can be expanded to 16-QAM (Quadrature Amplitude Modulation) for backward compatibility and high data rate. The service concept of AT-DMB is depicted in Figure 1.



Figure 1. Service concept of AT-DMB system

HP(High Priority) channel in the figure 1 is the conventional T-DMB channel modulated by π /4-DQPSK method and LP(Low Priority) channel is an extra channel given by the hierarchical modulation scheme. Newly added LP channel by the hierarchical modulation scheme can be used for more service channels and high-quality AV service with backward compatibility can be realized by adopting scalable AV coding technique. The enhancement information for the scalable encoding are frame rate, resolutions and bit-rate.

Base layer stream and enhancement layer stream of the scalable AV encoder are fed into HP and LP channel respectively and modulated hierarchically. In this case, the conventional T-DMB receiver decodes the AV stream of base layer and can provide AV service of standard quality. But AT-DMB receiver decodes base layer and enhancement layer stream simultaneously and can provide the high-quality AV services. Figure 2 shows the AT-DMB system with hierarchical modulation.



Figure 2. AT-DMB system with hierarchical modulation

3. Turbo Code for AT-DMB

Channel coding process of AT-DMB enhancement layer uses the turbo code instead of convolutional code. This code supports the equal error protection level only. The architecture of turbo encoder, including its constituent encoder, is depicted in Figure 3. It uses a double binary circular recursive systematic convolutional code.

The bits of the data to be encoded are alternatively fed into x_e and x_o , starting with the MSB of the first data fed to x_e . The encoder is fed by blocks of *N* couples. *N* is decided according to the bit rate and limited to *N*=384·*l* where l=1,2,3,4.



Figure 3. Turbo code for AT-DMB system

The generator polynomial is defined as follows:

- Feedback branch: $1+D+D^3$
- Parity Bit $p1: 1+D^2+D^3$
- Parity Bit $p2: 1+D^3$
- Parity Bit $p3: 1+D+D^2+D^3$

The state of the encoder is denoted by S ($0 \le S \le 7$) with S the value read binary (left to right) out of the constituent encoder memory. The circulation states Sc_1 and Sc_2 are determined by the following operations:

- Initialize the encoder with zero state. Encode the sequence in the natural order for the determination of Sc₁ or in the interleaved order for determination of Sc₂. In both cases the final state of the encoder is SO_{N-1};
- According to the length N of the sequence, use Table 1 to find Sc₁ or Sc₂.

SO_{N-1} N_{mod7}	0	1	2	3	4	5	6	7
1	0	6	4	2	7	1	3	5
2	0	3	7	4	5	6	2	1
3	0	5	3	6	2	7	1	4
4	0	4	1	5	6	2	7	3
5	0	2	5	7	1	3	4	6
6	0	7	6	1	3	4	5	2

The encoding process is performed as follows:

First, the constituent encoder (after initialization by the circulation state Sc_1) is fed the sequence in the natural order (position 1) with the incremental address i=0-N-1. It generates the first triple binary parity vector. This first encoding is called C_1 encoding. Then the constituent encoder (after initialization by the circulation state Sc_2) is fed by the interleaved sequence (switch in position 2) with incremental address j=0-N-1. It generates the second triple binary parity vector. This second encoding is called C_2 encoding.

The two level interleaving process is performed as follows:

Level 1:

if
$$j \mod 2 = 0$$
, let $(x_e, x_o) = (x_o, x_e)$: switch the couple

Level 2:

case *j* mod 4 when 0 : P = 0when 1 : P = N/2 + P1when 2 : P = P2when 3 : P = N/2 + P3 $i = (P0 \times j + P + 1) \mod N$

It is well described in [4]. Table 2 and 3 gives the interleaver parameters P0, P1, P2, P3 and the puncturing patterns for the parity vectors, respectively.

1 able 2. 1 urbo code permutation paramete	Fable	2. Turbo	o code	permutation	parameter
--	--------------	----------	--------	-------------	-----------

l	N	bytes	P_{0}	P_1	P_2	P_3
1	384	96	13	94	192	286
2	768	192	19	12	332	376
3	1152	288	23	23	388	16
4	1536	384	31	31	384	20

Table 3. Puncturing patterns

Coderate	V^{p1}	V^{p2}	V^{p3}
R=1/2	1111 1111	0000 0000	0000 0000
R=2/5	1111 1111	1010 1010	0000 0000
R=1/3	1111 1111	1111 1111	0000 0000
<i>R</i> =1/4	1111 1111	1111 1111	1111 1111

4. Design and FPGA Implementation Results

Specification of the turbo decoder is decided as follows:

- Algorithm : Max-Log-Map
- Supported code rate R=1/2, 2/5, 1/3, 1/4
- Data Rate : 1.5 Mbps
- Soft Input Symbol : 6 or 8-bits
- BMV/SMV/LLR/EXT = 9/9/9/9-bits
- Iteration : max 8
- Sliding Window : 256
- Overlapped Window : 32
- Scaling factor of extrinsic information: 0.75
- Operation Frequency : 24.576 MHz

In the conventional turbo decoder, since we have known that the trellis starts at zero state and ends at zero state, the initial conditions for forward metric and backward metric of the MAP decoding procedure can be easily defined. But for tail-biting turbo code, we only know the final trellis state is equal to the initial trellis state, but do not know exactly which state is the circular state used by the encoder. So the initial values of the forward state metric and backward state metric are not explicitly specified.

In this paper, the final metric values of the previous iteration are used to determine the initial values. So, the initial forward and backward state metrics of a frame are determined as follows if the frame size is in pairs N.

$$\alpha_0(s) = \begin{cases} 0, & \text{for the lst iteration} \\ \alpha_N(s), & \text{otherwise} \end{cases}$$
$$\beta_N(s) = \begin{cases} 0, & \text{for the lst iteration} \\ \beta_0(s), & \text{otherwise} \end{cases}$$

In Figure 4, the BER performance of turbo decoding with 8 iterations, over AWGN channel with the two level interleaving process having a length of N=192 bits, code rate R=1/2, 1/3, 1/4 and BPSK modulation, is presented.



Figure 4. BER performance of turbo decoding

In turbo codes, the interleaver is involved in both encoding and decoding. The most straightforward way to implement the address interleaving is to store interleaved addresses in a memory. This large-sized memory leads to significant area occupation and power consumption.

Figure 5 depicts the calculation of the interleaved or deinterleaved addresses on-the-fly for the decoder, where P0, P1, P2 and P3 are determined according to the frame length N.

The forward direction address generator calculates the intermediate values for the first address of the extrinsic information for the backward state metric calculation in the next sliding window while the forward state metric calculations are advanced in the current sliding window. Then it passes the intermediate values to the forward and backward direction address generator which makes the real interleaved or de-interleaved addresses. Because the permutated addresses are computed on the fly, the decoder can switch block sizes quickly. Selection signal controls the input and output symbol switching.



Figure 5. Architecture of the permutation address generator

Figure 6 depicts the operation example where N=1536, sliding window=256 and overlapped window=32. In the first sliding window, the forward direction address generator calculates the intermediate values for the first address of the extrinsic information for the backward state metric calculation (marked as "Forward Only"). Because this operation is performed during decoder input symbol receiving operation, there is no time required for this operation. Dotted line means the delivery of intermediate values.



Figure 6. Operation of the turbo decoder and permutator

The decoder is currently implemented on a Xilinx Virtex-4 XC4VLX200 device with other functional blocks. Figure 7 depicts the test board for AT-DMB receiver system.



Figure 7. Test board for AT-DMB receiver system

Figure 8 shows the comparison of the video quality between the conventional T-DMB system and AT-DMB system. The video quality of AT-DMB is better than that of conventional T-DMB. Because the bit-rate of conventional

T-DMB is lower than AT-DMB, T-DMB has more blocking effect than AT-DMB when it displayed in full screen.



(a) T-DMB

(b) AT-DMB

Figure 8. Video quality comparison between (a) the conventional T-DMB and (b) AT-DMB

5. Conclusions

In this paper, we presented a design and FPGA implementation of turbo decoder for AT-DMB system. The turbo decoder uses the max-log-map algorithm with an interleaver address generator that computes the interleaved addresses for four block sizes enabling it to quickly switch context to support different data services. Performance of the decoder according to code rates was presented. The decoder was implemented on a Xilinx Virtex-4 XC4VLX200 device with other functional blocks and integrated to AT-DMB system.

References

- C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: turbo-codes," in IEEE Int. Conf. Communications (ICC), May 1993, pp. 1064-1070.
- [2] L. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, Mar. 1974.
- [3] J. Hagenauer and P. Hoeher, "A Viterbi algorithm with soft-decision out-puts and its applications," in Proc. Global Telecommunications Conf, vol. 3, 1989, pp. 1680-1686
- [4] Part 16: Air Interface for Fixed and Mobile BroadbandWireless Access Systems - Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands, IEEE Std 802.16e/D5-2004, Nov. 2004.
- [5] C. Zhan, T. Arslan, A. T. Erdogan, and S. MacDougall, "An efficient decoder scheme for double binary circular turbo codes," in Proc. IEEE ICASSP'06, May 2006, pp. IV-229-232.
- [6] J. B. Anderson and S. M. Hladik, "Tailbiting MAP decoders," IEEE J. Sel., Areas Commun, vol. 16, no. 2, pp. 297-302, Feb. 1998.
- [7] J. Vogt and A. Finger, "Improving the Max-log-MAP turbo decoder," Electron Letter, vol. 36, no. 23, pp. 1937-1939, Jun. 2000.
- [8] Kim, J.-H.; Park, I.-C., "Double-Binary Circular Turbo Decoding Based on Border Metric Encoding," IEEE Transactions on Circuits and Systems II: Express Briefs, vol.55, no.1, pp.79-83, Jan. 2008