

## SOI devices - new challenges for Nano-Electronics

*Cristian Ravariu*

*"Politehnica" University of Bucharest, Romania, Faculty of Electronics Telecommunications and Information Technology, Splaiul  
Independentei 313, sect. 6, Bucharest 060042, Phone: +4021-4024840; Email: cristian.ravariu@upb.ro*

The first reasons for the Silicon On Insulator (SOI) existence was the *radiations-hardened* circuits [1]. The targeted applications were those encountered in outer space, high-altitude flight, nuclear reactors, satellite communications, etc. The generated electron-hole pairs (GL) is proportional to the energy of the radiation.

Developing the SOI devices in alternative technologies (SIMOX, SOS, WB, UNIBOND), new applications become obviously, [2]. Novel and specific features of the SOI-MOSFETs are depicted in this Tutorial, two inversion channels commanded by two gates action, [3], "Kink" effect, Fully or Partially depleted structures, [2], applications in sensors and MEMS. The pseudo-MOS transistor is a special SOI device, without any photolithographic processes. Measurements and work regimes are presented. In situ, electrical characterization method based on the Pseudo-MOS technique is also included [4].

Nowadays, the SOI acronym must be reconsidered and generalized as *Semiconductors On Insulators*. The work principle of some SOI transistors with 200nm SiC films onto 400nm Si<sub>3</sub>N<sub>4</sub> layer or Diamond On Insulator MOSFET were studied in previous work. The classical Organic-FET transistors are implemented in a default generalized SOI architecture, using the p-type Pentacene as Semiconductor on an insulator layer that can be SiO<sub>2</sub> or polyimide. Few features of Organic-FET transistors simulated in Atlas/Silvaco are presented.

The nanodevices require an extremely thin semiconductor film as device body. To isolate this film is necessary to surround him by dielectric walls. Therefore, the SOI architecture still exists in more than 90% of the actual nano-devices, being the simplest and the natural way to implement a nano-device. The most representative nano-devices are discussed: SOI with volume inversion, Silicon On Nothing SON transistor, Few Electron Transistor FET, Single Electron Transistor SET, Nothing On Insulator NOI transistor.

An intensive investigated device in the last 10 years is Tunnel-FET, [5]. It has 50nm-Si horizontal p-i-n layer, placed on a buried oxide BOX of 100-50nm and is usually acted by the Back-Gate from this SOI configuration. The novelty is a Sub-threshold Slope SS of Tunnel-FET under 60mV/dec - the ideal physical limit of a conventional MOSFET.

The SOI association suggested few links for biomaterial extensions, like Biomaterials on Insulator, BOI, [6]. For instance, an epinephrine aqueous solution is a II-nd order conductor, with a conductance depending on the neurotransmitter concentration. The electrical properties are depicted. Another application concerns the bio-receptors immobilization on Si or SOI wafers in order to construct integrated biosensors. A typical application concern a glucose Bio-FET with a Glucose Oxidase GOX enzyme as receptor layer deposited on a Si-wafer. The TiO<sub>2</sub> nanostructured material was completely grown on the gate space, to offer a compatible inorganic support for the GOX enzyme. Integrated biosensors developed in SOI are discussed.

- [1]. Manasevit, H.M., Simpson, W.J. Single-Crystal Silicon on a Sapphire Substrate, *Journal of Applied Physics* 1964, 35: 1349.
- [2]. S. Cristoloveanu, Sheng S. Li, *Electrical characterization of silicon-on-insulator materials and devices*, Kluwer Academic Publishers, New York, 1995.
- [3]. C. Ravariu, A. Rusu, D. Dobrescu, L. Dobrescu. A pseudo-MOS/SOI transistor with two inversion channels, *Int. Conf. EPE-PEMC, Kosice, Slovakia, Proceedings*, vol.3-7, p.216-221, 2000.
- [4]. C. Ravariu. The residual doping concentration estimation in a SIMOX film using current measurements, *IET Science Measurement & Technology Journal*, vol. 7, issue 1, 2013, pp. 1-6.
- [5]. S.O. Koswatta, M.S. Lundstrom, and D.E. Nikonov, Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs, *IEEE Trans. Electron Devices*, vol. 56, no. 3, pp. 456-465, March 2009.
- [6]. C. Ravariu, et al. Measurements of the Electrical Characteristics in DC and AC Regime for an Epinephrine BOI device, *IEEE Int. Semic. Conf., Sinaia, Romania, Oct. 2008*, pp. 169-172.