# Preliminary Measured Results from a $\beta$-Encoder Integrated Circuit 

Fumiya Kawaguchi ${ }^{\dagger}$ and Yoshihiko Horio ${ }^{\dagger}$<br>$\dagger$ Graduate School of Engineering, Tokyo Denki University<br>5 Senju Asahi-cho, Adachi-ku, Tokyo, 120-8551 Japan<br>Email: 14kme13@ms.dendai.ac.jp


#### Abstract

We show preliminary measured results from a prototype integrated circuit that implements a fullydifferential A/D converter circuit based on a scale-adjusted $\beta$-expansion with a switched-capacitor integrator as a core building block. The measured results include the $\mathrm{A} / \mathrm{D}$ conversion characteristics with estimation of the value of $\beta$, and characteristics of the binary output sequences when the $\beta \mathrm{A} / \mathrm{D}$ converter circuit works as a chaos generator with a $\beta$-expansion chaotic attractor.


## 1. Introduction

As an expansion method of a real number with a real number base, a $\beta$-expansion has been mathematically studied for many years based on the ergodic theory, number theory and nonlinear dynamics theory. As a circuit implementation of the $\beta$-expansion, a $\beta$-encoder was proposed [1]. Recently, a $\beta$-expansion attractor was defined, and the characteristics of $\beta$-encoder were discussed in detail through a $\beta$-map [2,3]. In addition, a scale-adjusted $\beta$-map was introduced for a practiced circuit implementation. A scaleadjusted negative $\beta$-map was also defined, and an algorithm for the negative $\beta$-encoder was proposed [2,3]. A 2-state Markov chain approximation was used to show that the binary output sequences of the scale-adjusted ordinary and negative $\beta$-encoders have a variety of auto-correlation characteristics including a negative one depending on the values of $\beta$ and threshold.

A series of researches on the practical IC implementation of the $\beta$-encoder with 90 nm CMOS technology has demonstrated through experiments its robustness against changes in the value of $\beta$, value of threshold voltage, and temperature [5-7]. In addition, a practiced method to estimate the value of $\beta$ from the observed bit sequences was proposed for IC implementation [4]. On the other hand, theoretical analyses of the $\beta$-encoder circuit established a useful design guideline for the $\beta$-encoder circuit [8]. Based on these results, a pipelined $\beta$-encoder architecture was proposed [9].

As yet another circuit implementation method, especially for laboratory experiments, a switched-capacitor (SC) circuit technique was employed [10,11]. Through the circuit experiments with discrete components, the ordinary and negative $\beta$-expansion attractors were shown. In addition, the characteristics of the binary sequences obtained from these attractors were also investigated. The same SC
circuit techniques were applied to an integrated circuit that can realize both the ordinary and negative $\beta$-encoders [12]. A prototype chip for this circuit was implemented with the TSMC 90 nm CMOS process technology [12].

In this paper, we preliminarily evaluates experimentally the characteristics of the prototype IC chip when the circuit operates as the scale-adjusted ordinary $\beta$-encoder. In experiments, we evaluates 1) A/D conversion characteristics, and $2)$ characteristics as a chaotic circuit with the $\beta$-expansion attractor.

In section 2 , we shortly review the $\beta$-encoder [1-3]. In section 3, we explain the fully-differential $\beta$-encoder integrated circuit based on the SC integrator, of which we measure characteristics [12]. In section 4, we show the preliminary measured A/D conversion characteristics with different values of $\beta$. Finally, in section 5, we demonstrate the auto-correlation characteristics of the binary output sequences obtained from the $\beta$-expansion attractor according to the value of $\beta$.

## 2. A/D Converter Based on the Scale-Adjusted $\beta$-Map

The $\mathrm{A} / \mathrm{D}$ converter based on the scale-adjusted $\beta$-map with a conversion radix of $\beta(1<\beta<2)$ is defined as [1-3]

$$
x\left(t_{n+1}\right)= \begin{cases}\beta x\left(t_{n}\right), & x\left(t_{n}\right) \in[0, \gamma v),  \tag{1}\\ \beta x\left(t_{n}\right)-s(\beta-1), & x\left(t_{n}\right) \in[\gamma v, s),\end{cases}
$$

where $t_{n}$ is a discrete time $(n=1,2, \ldots), v \in[s(\beta-1), s]$ is a threshold parameter, $s>0$ is a scaling parameter, and $\gamma=1 / \beta$. Moreover, a quantization function $Q_{\theta}\left(t_{n}\right)$ is given as

$$
Q_{\theta}\left(x\left(t_{n}\right)\right)= \begin{cases}0, & x\left(t_{n}\right) \in[0, \theta),  \tag{2}\\ 1, & x\left(t_{n}\right) \in[\theta, s),\end{cases}
$$

where $\theta=\gamma v$ is a threshold of the quantization. As a result, a binary sequence $b\left(t_{n}\right)$ can be defined as

$$
\begin{equation*}
b\left(t_{n}\right)=Q_{\theta}\left(t_{n}\right) . \tag{3}
\end{equation*}
$$

By using Eqs. (2) and (3), we can rewrite Eq. (1) as

$$
\begin{equation*}
x\left(t_{n+1}\right)=\beta x\left(t_{n}\right)-b\left(t_{n}\right) s(\beta-1) . \tag{4}
\end{equation*}
$$

The tolerable range of the value of threshold is given as [2,3]

$$
\begin{equation*}
\theta \in[s(1-\gamma), s \gamma] . \tag{5}
\end{equation*}
$$



Figure 1: The fully-differential A/D converter circuit based on the scale-adjusted $\beta$-map with a SC integrator implemented in the prototype chip.

## 3. The $A / D$ Converter Integrated Circuit Based on the Scale-Adjusted $\beta$-Map with a SC Integrator.

The A/D converter circuit based on the scale-adjusted $\beta$-map with a SC integrator implemented in the prototype chip is shown in Fig. 1 [12].

The circuit operates with non-overlapping clocks A and B , and a reset clock C . In addition to these main clocks, auxiliary clocks Ae and Ce are used, which go high a little earlier than A and C, respectively, to prevent the outflow of charges.

All the capacitors in the circuit are realized as programmable capacitive arrays (PCAs), so that we can change the value of $\beta$ by properly setting the values of PCAs according to Eq. (6).

$$
\begin{align*}
\frac{C_{s}}{C_{i}} & =1, \\
\frac{C_{f}}{C_{i}}+1 & =\beta,  \tag{6}\\
\frac{C_{k}}{C_{i}}+1 & =\beta .
\end{align*}
$$

The $\beta$-map for $x\left(t_{n}\right)=x^{+}\left(t_{n}\right)-x^{-}\left(t_{n}\right)$ realized with the fully-differential circuit in Fig. 1 is shown in Fig. 2, when $V_{\text {ref }}=V_{\text {ref }}^{+}-V_{\text {ref }}^{-}=1$, and $\theta=0$. As shown in the figure, Eq. (1) can be rewritten as

$$
\begin{align*}
x\left(t_{n+1}\right) & =x^{+}\left(t_{n+1}\right)-x^{-}\left(t_{n+1}\right), \\
& = \begin{cases}\beta x\left(t_{n}\right)+V_{r e f}(\beta+1), & x\left(t_{n}\right) \in[0, \theta), \\
\beta x\left(t_{n}\right)-V_{r e f}(\beta-1), & x\left(t_{n}\right) \in[\theta, s) .\end{cases} \tag{7}
\end{align*}
$$

In this case, the tolerable range of the threshold is given as

$$
\begin{equation*}
\theta \in\left[V_{r e f}(-2 \gamma+1), V_{r e f}(2 \gamma-1)\right] . \tag{8}
\end{equation*}
$$

## 4. A/D Conversion Characteristics

In this section, we evaluate the $A / D$ conversion characteristics of the circuit in Fig. 1. We first estimate an effec-


Figure 2: An example of the $\beta$-map for $x\left(t_{n}\right)=x^{+}\left(t_{n}\right)-$ $x^{-}\left(t_{n}\right)$ realized by the fully-differential circuit in Fig. 1, when $V_{\text {ref }}=V_{\text {ref }}^{+}-V_{\text {ref }}^{-}=1$, and $\theta=0$.
tive value of $\beta$ realized by the circuit using the estimation method suitable for circuit implementation proposed in [4]. The estimation algorithm is based on the fact that the value of $e(\beta)$ given below should be 0 when the estimated value of $\beta$ is equal to the real value.

$$
\begin{equation*}
e(\beta)=\sum_{i=1}^{\infty}\left(b_{0}\left(t_{i}\right)-b_{1}\left(t_{i}\right)\right) \cdot \beta^{-i} \tag{9}
\end{equation*}
$$

where $b_{0}\left(t_{i}\right)$ and $b_{1}\left(t_{i}\right)$ are bit sequences when the MSBs of each bit sequences are 0 and 1 , respectively, when we set $x^{+}\left(t_{0}\right)=x^{-}\left(t_{0}\right)$ (the inputs are shorted), and $\theta=0 \mathrm{~V}$.

We estimated the values of $\beta$ when we set the PCA to obtain the values of $\beta$ from 1.1 to 1.9841 (designed values). The bit length used for the estimation was 20 when the designed values of $\beta$ are more than 1.4 , while it was 40


Figure 3: The estimated and optimal values of $\beta$ vs. the designed values of $\beta$ (preliminary).


Figure 4: ENOB vs. the optimal values of $\beta$ (preliminary).
otherwise.
Next, we measured the effective number of bits (ENOBs) of the circuit shown in Fig. 1 with the designed values of $\beta$ of 1.1 to 1.9841 . We then derived the optimal values of $\beta$ with which the circuit gives the best ENOBs.

Figure 3 shows the estimated values of $\beta$ from Eq. (9), and the optimal values of $\beta$ obtained from the ENOBs for several designed values of $\beta$. Figure 4 shows the measured ENOBs for different optimal values of $\beta$.

## 5. Characteristics of the Binary Output Sequences

The circuit in Fig. 1 can be used as a chaos generating circuit [12]. In this section, we evaluate characteristics of the binary output sequences experimentally obtained from the circuit in Fig. 1.

Since the circuit in Fig. 1 is a fully-differential circuit with the $\beta$-map shown in Fig. 2, the transition probabilities are defined as

$$
\begin{aligned}
\mathrm{A} & =\operatorname{Pr}\left[b\left(t_{n+1}\right)=1 \mid b\left(t_{n}\right)=0\right] \\
& =\frac{\theta-\{\gamma \theta-\gamma s(\beta-1)\}}{\theta-\{v-s(\beta-1)\}}, \\
\mathrm{B} & =\operatorname{Pr}\left[b\left(t_{n+1}\right)=0 \mid b\left(t_{n}\right)=0\right]=1-A, \\
\mathrm{C} & =\operatorname{Pr}\left[b\left(t_{n+1}\right)=0 \mid b\left(t_{n}\right)=1\right]
\end{aligned}
$$



Figure 5: The second eigenvalues $\lambda$ obtained from the numerical simulation for different values of $\beta$ and $\theta$.

$$
\begin{align*}
& =\frac{\gamma \theta+\gamma s(\beta-1)-\theta}{v+s(\beta-1)-\theta} \\
\mathrm{D} & =\operatorname{Pr}\left[b\left(t_{n+1}\right)=1 \mid b\left(t_{n}\right)=1\right]=1-C . \tag{10}
\end{align*}
$$

Given $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D above, the transition probability matrix $P_{\beta, v}$ is given by

$$
P_{\beta, v}=\left\{\begin{array}{l}
\left(\begin{array}{cc}
\mathrm{B} & \mathrm{~A} \\
1 & 0
\end{array}\right) \text { for } v<v_{\mathrm{a}}  \tag{11}\\
\left(\begin{array}{cc}
\mathrm{B} & \mathrm{~A} \\
\mathrm{C} & \mathrm{D}
\end{array}\right) \text { for } v_{\mathrm{a}} \leq v \leq v_{\mathrm{b}} \\
\left(\begin{array}{cc}
0 & 1 \\
\mathrm{C} & \mathrm{D}
\end{array}\right) \text { for } v>v_{\mathrm{b}}
\end{array}\right.
$$

where

$$
\begin{align*}
& v_{a}=\frac{s(\beta-1)-s \gamma(\beta-1)}{\gamma^{2}-1} \\
& v_{b}=\frac{s(\beta-1)-s \gamma(\beta-1)}{-\gamma^{2}+1} \tag{12}
\end{align*}
$$

The results of the numerical simulations with Eqs. (10) to (12) are shown in Fig. 5. In the simulations, the value of $\beta$ was varied from 1.01587 to 1.9841 in steps of $2^{-5}$, while $V_{\text {ref }}=1 \mathrm{~V}$. In addition, the value of $\theta$ was changed in steps of 0.01 V .

To estimate the second eigenvalue from the experimentally obtained binary sequence, $b\left(t_{1}\right), b\left(t_{2}\right), b\left(t_{3}\right), \ldots, b\left(t_{L}\right)$, we approximate the sequence by using the 2 -state Markov chain with a transition matrix $P^{\text {frequency }}$ as [2],

$$
P^{\text {frequency }}=\left(\begin{array}{cc}
\frac{n_{00}}{n_{00}+n_{01}} & \frac{n_{01}}{n_{00}+n_{01}}  \tag{13}\\
\frac{n_{10}}{n_{10}+n_{11}} & \frac{n_{11}}{n_{10}+n_{11}}
\end{array}\right)
$$



Figure 6: The experimentally obtained second eigenvalues through the 2 -state Markov chain approximation (preliminary).
where $n_{00}, n_{01}, n_{10}$, and $n_{11}$ are frequencies defined as

$$
\begin{array}{ll}
n_{00}=\sum_{i=1}^{L-1} \overline{b\left(t_{i}\right)} \cdot \overline{b\left(t_{i+1}\right)}, & n_{01}=\sum_{i=1}^{L-1} \overline{b\left(t_{i}\right)} \cdot b\left(t_{i+1}\right) \\
n_{10}=\sum_{i=1}^{L-1} b\left(t_{i}\right) \cdot \overline{b\left(t_{i+1}\right)}, & n_{11}=\sum_{i=1}^{L-1} b\left(t_{i}\right) \cdot b\left(t_{i+1}\right) \tag{14}
\end{array}
$$

where $L$ is the length of the bit sequence.
In the circuit experiments, we use $L=100000$, and $V_{\text {ref }}=1 \mathrm{~V}$, while the value of $\beta$ was varied from 1.095323 to 1.9841 with optimal $\beta$. The threshold voltage of the quantizer was 0 V. The result is shown in Fig. 6. From this result, we confirm that we can easily obtain negative eigenvalues, which are useful for some engineering applications.

## 6. Conclusions

In this paper, we measured the prototype $\mathrm{A} / \mathrm{D}$ converter integrated circuit based on the scale-adjusted $\beta$-map with the SC integrator. The preliminary results for the conversion characteristics has been shown. In addition, we evaluated the prototype circuit as the chaotic circuit by using the eigenvalues of the output bit sequences.

Because these results are preliminary, some deviations from the theory were observed. We already found out that the clock waveforms are not good enough for precise measurements. Therefore, we will further improve the measurements to obtain better results. Furthermore, we will confirm the robustness of the $\beta$-encoder circuit against circuit parameter values and temperature.

## References

[1] I. Daubechies, R.A. DeVore, C.S. Güntürk, and V.A. Vaishampayan, "A/D conversion with imperfect
quantizers," IEEE Trans. IT, vol. 52, no. 3, pp. 874885, 2006.
[2] T. Kohda, Y. Horio, and K. Aihara, " $\beta$-expansion attractors observed in A/D conversion," AIP Chaos, vol. 22, issue 4, DOI: 10.1063/1.4758813, 2012.
[3] T. Kohda, Y. Horio, Y. Takahashi, and K. Aihara, "Beta encoders: Symbolic dynamics and electronic implementation," Int. Jounal of Bifurcation and Chaos, vol. 22, no. 9, DOI: 10.1142/S02181274123000315, 2012.
[4] T. Maruyama, H. San, and M. Hotta, "Robust switched-capacitor ADC based on $\beta$-expansion," in Proc. IEEJ International Analog VLSI Workshop, pp. 171-175, 2011.
[5] R. Suzuki, T. Maruyama, H. San, T. Matsuura, K. Aihara, and M. Hotta, "Robust cyclic-ADC architecture based on $\beta$-expansion," IEICE Trans. on Electronics, vol. E96-C, no. 4, pp. 553-559, 2013.
[6] R. Sugawara, R. Suzuki, H. San, T. Matsuura, K. Aihara, and M. Hotta, "A $\beta$-expansion-based 10-bit CMOS cyclic ADC with radix-value self-correction technique," in Proc. Int. Conf. on Analog VLSI Circuits, pp. 52-57, 2013.
[7] T. Yamada, R. Sugawara, H. San, T. Matsuura, K. Aihara, and M. Hotta, "Robustness of cyclic ADC based on $\beta$-expansion," in Proc. Int. Conf. on Analog VLSI Circuits, pp. 553-559, 2013.
[8] T. Makino, Y. Iwata, Y. Jitsumatsu, M. Hotta, H. San, and K. Aihara, "Rigorous analysis of quantization error of an A/D converter based on $\beta$-map," in Proc. IEEE Int. Symp. Circuit and Syst. pp. 369-372, 2013.
[9] H. San, T. Kato, T. Maruyama, K. Aihara, and M. Hotta, "Non-binary pipeline analog-to-digital converter based on $\beta$-expansion," IEICE Trans. Fundamentals, vol. E96-A, no. 2, pp. 415-421, 2013.
[10] Y. Horio, K. Jin'no, T. Kohda, and K. Aihara, "Circuit implementation of an A/D converter based on the scale-adjusted $\beta$-map," in Proc. IEEE Int. Workshop on Nonlinear Dynamics of Electronic Syst. , pp. 110113, 2010.
[11] Y. Horio, K. Jin'no, T. Kohda, and K. Aihara, "Circuit implementation of an A/D converter based on negative $\beta$-map with a discrete-time integrator," in Proc Int. Symp. Nonlinear Theory and Its Applications, pp. 265-268, 2010.
[12] A. Toyoda, Y. Horio, K. Aihara, "Swiched-capacitor A/D converters based on scale-adjusted ordinary and negative $\beta$-maps for IC implementation," Tech. Rep. IEICE, vol. 112, no. 301, pp. 7-12 (NLP2012-165), 2012 (in Japanese).
[13] M. Nakamura, Y. Horio, T. Kohda, and K. Aihara, "An improved fully-differential A/D converter circuit based on the negative $\beta$-map," in Proc. Int. Workshop on Nonlinear Circuits, Communications and Signal Processing, pp. 620-623, 2013.

