

An Ultra Low-Power High-Speed Rail-to-Rail Buffer Amplifier for LCD Source Drivers

Jun PAN, Zheng LIANG, Wei-Lun HUANG and Yasuaki INOUE

Graduate School of Information, Production and Systems, Waseda University Kitakyushu-shi, Fukuoka, 808-0135 Japan

Email: panjun@suou.waseda.jp

Abstract-An ultra low-power high-speed rail-to-rail buffer amplifier with improved current summing circuit is proposed for LCD source drivers. By placing two complementary differential pairs in parallel, it is possible to obtain a rail-to-rail input stage. Then, a current summing circuit with two embedded comparators is proposed. With the proposed current summing circuit, the output stages will be turned off at static state to reduce quiescent current, while keeping large driving capacity when they are turned on at dynamic state. In addition, the proposed buffer amplifier will not increase the chip size so that the buffer amplifier can be made compact. Simulation with a 0.35 μ m CMOS technology demonstrates that the buffer has a quiescent current of 2.0 μ A and a maximum tracking error of 0.16 LSB with 100% rail-to-rail input swing. Settling time of 1.5 μ s and 2.1 μ s for the rising and falling edge is measured for rail-to-rail voltage swing with 600 pF capacitance load, which is sufficient for driving large LCD panels.

I. INTRODUCTION

The block diagram of the source driver for Liquid Crystal Display (LCD) is depicted in Fig. 1 [1]. Usually it contains a shift register, inversion controller, input register, data latch, DACs and output buffers to drive each pixel. For the output buffers, first, large number of output buffers are needed. For example, in a UXGA panel, there are 1200×3 such buffers. As LCD is now being widely used on compact battery powered devices, size factor and power constrains becomes severe. Second, the load of Column drivers are storing capacitors and the capacitance of the liquid crystals. So it is expected to have high speed operation even under highly capacitive load. Third, since high color depth displaying is common today, output buffers should track the input signal with high accuracy. In a word, output buffers are essential in determining the performance of source drivers [2]. Therefore, building output buffers with compact size, low-power, high-speed and high accuracy at the same time becomes indispensable.

Many methods eliminating the quiescent current have been proposed. Yu et al [3] proposed a low-power buffer amplifier in which a comparator was incorporated in the feedback loop to reduce quiescent power. However, this circuit cannot work when input is near GND or VDD. Lu et al [4] proposed a high-speed driving scheme and a rail-to-rail buffer amplifier where two comparators are used to turn off the output stages at static state, and turn on them when transient. However, the newly added comparators will increase the size of the buffer and also consume some static current.




Fig. 1. Block diagram of source driver for LCD.

In this paper, a low-power, high-speed, rail-to-rail buffer amplifier with improved current summing circuit is proposed. By embedding two comparators in the current summing circuit, the switching of output stages can be achieved without extra area and power. The buffer has large driving capacity while drawing little quiescent current. In addition, it is of high accuracy and suitable to drive a wide range of capacitive load.

This paper is organized as follows. Architecture and simulation results of the proposed buffer amplifier are described in Sect. II. Comparison with existing works is discussed in Sect. III. The conclusions are described in Sect. IV.

II. PROPOSED BUFFER AMPLIFIER

In this section, the circuit implementation is described. Then the simulation results of the proposed buffer amplifier are demonstrated.

A. Circuit Implementation

The proposed buffer amplifier is shown in Fig. 2. The buffer amplifier incorporates the bias circuit (M1-M4), two rail-to-rail differential input stages (M6-M9), the current summing circuit (M11-M20) with embedded comparators (M14, M15, M17, M18) and two output stages (M21-M24). The input signal is applied to the non-inverting terminal (Vin1) and the output node of the first output stage is connected to the inverting terminal (Vin2) to form the unit-gain amplifier. A resistor is

put between two output nodes of the output stages. The sizes of resistors in the buffer amplifier are designed as




Fig. 2. Proposed buffer amplifier for LCD column driver.

$$\frac{\left(\frac{W}{L}\right)_5}{\left(\frac{W}{L}\right)_4} = \frac{\left(\frac{W}{L}\right)_{10}}{\left(\frac{W}{L}\right)_1} = m,\tag{1}$$
$$\left(\frac{W}{L}\right)_6 = \left(\frac{W}{L}\right)_8$$

$$\frac{\left(\frac{L}{L}\right)_{6}}{\left(\frac{W}{L}\right)_{7}} = \frac{\left(\frac{L}{L}\right)_{8}}{\left(\frac{W}{L}\right)_{9}} = 1,$$
(2)

$$(\frac{W}{L})_{14} = \frac{1}{2}(\frac{W}{L})_{13} + \triangle(\frac{W}{L}),$$

$$(\frac{W}{L})_{15} = \frac{1}{2}(\frac{W}{L})_{13} - \triangle(\frac{W}{L}),$$
 (4)

$$(\frac{W}{L})_{17} = \frac{1}{2}(\frac{W}{L})_{16} - \triangle(\frac{W}{L}),$$
 (5)

$$(\frac{W}{L})_{18} = \frac{1}{2}(\frac{W}{L})_{16} + \triangle(\frac{W}{L}),$$
 (6)

$$(\frac{W}{L})_{13} = (\frac{W}{L})_{16},$$
 (7)

and

$$\frac{(\frac{W}{L})_{11}}{(\frac{W}{L})_{12}} = \frac{(\frac{W}{L})_{19}}{(\frac{W}{L})_{20}} = 1.$$
(8)

Notice that from (8), the bias transistors M5 and M10 of the input differential pairs have the same aspect ratio over M4 and M1. So the total currents of input stages are the same. Joined with (2) and (6), current flows in M13 and M16 can be written as

$$I_{13} = I_{16} = I_{11} - \frac{m}{2}I_b, \tag{9}$$

where I_b refers to the bias current.

Since M14, M15 and M17, M18 share the same gate voltage respectively and have different aspect ratio, it is possible to make them work in different regions when at static state to

shut down the output stages. As M19 and M20 have the same gate voltage, the current of M13 and M16 will be mirrored to the right-hand side. For the aspect ratio of M14 and M18 is larger than that of M17 and M15, M14 and M18 will be pushed towards triode region and M17 and M15 in the saturate region. So the drain voltage of M14 is high and that of M15 is low. Thus, the gate of M21 and M23 will be near VDD - $2|V_{DSP}|$, where V_{DSP} represents drain-source voltage of p-type transistors. This will in turn close the p-type output transistors when the circuit is at static state. On the other hand, M22 and M24 will also be cutoff as a result of a gate voltage of n-type transistors.

Currents flow in the comparators can be expressed as

$$I_{14} = I_{17} = \left(I_{11} - \frac{m}{2}I_b\right) \times \frac{\left(\frac{W}{L}\right)_{17}}{\left(\frac{W}{L}\right)_{13}},\tag{10}$$

$$I_{15} = I_{18} = \left(I_{11} - \frac{m}{2}I_b\right) \times \frac{\left(\frac{W}{L}\right)_{15}}{\left(\frac{W}{L}\right)_{13}}.$$
 (11)

Therefore, the conditions for keeping the output stages off at static states are

$$V_{SG21} = V_{SG23} = V_{SD12} + V_{SD14}$$

$$\approx V_{SD12} + \frac{(I_{11} - \frac{m}{2}I_b) \times \frac{(\frac{W}{L})_{17}}{(\frac{W}{L})_{13}}}{\mu_p C_{ox}(\frac{W}{L})_{14}(V_{SG14} - |V_{tp14}|)}$$

$$< |V_{tp21}| \qquad (12)$$

and

(3)

$$V_{GS22} = V_{GS24} = V_{DS20} + V_{DS18}$$

$$\approx V_{DS20} + \frac{(I_{11} - \frac{m}{2}I_b) \times \frac{(\frac{W}{L})_{15}}{(\frac{W}{L})_{13}}}{\mu_n C_{ox}(\frac{W}{L})_{14}(V_{GS18} - V_{tn18})}$$

$$< V_{tn22}, \qquad (13)$$

where μ_p and μ_n represent the mobility in the p-type and ntype channels and C_{ox} is the gate oxide capacitance per unit area.

Despite the different output voltages of the embedded comparators, the current summing circuit, however, is balanced during the 0-VDD input range. The sum of the aspect ratio of M14, M15 and M17, M18 are equal to those of M13 and M16, respectively. As a result, the static currents in the left-hand and right-hand side are approximately the same.

Frequency compensation is realized by a resistor between two output nodes of the output stages, together with the load capacitance C_L . A zero will be formed at transient. Unlike conventional method for compensation of two-stage operational amplifier by using on-chip Miller capacitor [5], this methods will reduce the size of the buffer very much.

At dynamic state, when V_{Vin1} is decreased, drain voltages of M20 and M12 will be increased. since the gate of M14 and M18 are both fix biased, the gate voltages of M21-M24 will all increased. While p-type output transistors will be cutoff even more, n-type output transistors will be open to discharge the load capacitance. Actually, increasing the drain voltage




Fig. 3. I-V curves of M15 and M18.




Fig. 4. Tracking error.

of M18 (the gate voltage of M22 and M24 as well) moves the intersection point of the I-V curves in Fig. 3 rightward, resulting that the M15 will be in the triode region while M18 is in the saturation region, as the dashed line in the figure.

Similarly, when the input V_{Vin1} is increased, p-type output transistors M21 and M23 will be open to charge the load. The gate voltages of n-type and p-type output transistors can be sufficiently high/low to ensure a fast response, though not exactly VDD or GND. With the negative feed back from the connecting point of M21 and M22 to the inverting input terminal, when the input difference is near zero, the output stages will gradually be turned off. Analysis shows that the driving capacity doesn't depend on the biasing current, as in traditional buffers. Therefore, circuits other than the output stages can be made with small sizes [4].

B. Simulation Results

The buffer amplifier was realized in a 0.35 μ m CMOS process. A maximum quiescent current of 2.0 μ A is obtained at the supply voltage of 3.3 V. As mentioned, the output stages are off at static state so the proposed buffer amplifier consumes little quiescent power. DC transfer characteristics is analyzed and the tracking error is depicted in Fig. 4, which shows a rail-to-rail input and output range with lower than 2 mV tracking error. If 3.3V full swing is used to realize 256 grey levels for each color, this buffer amplifier has an accuracy within 0.16 LSB.




Fig. 5. 20 kHz, 3.3V triangular input response, 600 pF load capacitance.




Fig. 6. Small scale step response.

Driving capacity is simulated under various circumstances. Figure 5 shows the simulated output with a 20 kHz, 0-3.3 V triangular input signal, under a load capacitance of 600 pF. It is shown that the output follows the input signal well. Figure 6 shows the responses of 50 kHz, 20 mV step signal. It can be seen that the buffer is capable to sense small input difference. Simulations of 20mV step signals in regions both near the VDD and GND was taken. When only n-type or p-type input stage works, the buffer amplifier still works well. Step response of large signal transition is shown in Fig. 7 and Fig. 8, with a 50 kHz, 0-3.3 V square wave and 600 pF/30 pF load capacitance. They show that the proposed buffer amplifier is stable under both small and large loading capacitance.

Settling times, defined as the time for the output to settle down on the rising and falling edge with in 0.2% of full voltage swing, are depicted in Fig. 9, with respect to different load capacitances. The settling times with 600 pF load capacitance are 2.0 μ s and 2.6 μ s for the rising and falling edge. Even at a load of 1000 pF, the settling time is only about 2.8/3.6 μ s. The inequality of settling times during rising and falling edges raises from the vertically asymmetry of the current summing circuit. However, it is known that a 1600*1200(UXGA) LCD display requires a horizontal scanning time of 9.877 μ s [3]. The proposed amplifier is adequate for large display drivers.

III. COMPARISON

Performance comparison with existing buffer amplifiers for LCD column drivers is shown in Table I. The result shows that

 TABLE I

 Comparison with other reported buffer amplifiers for LCD column driver.

	This work	Lu et al. [4]	Itakura et al. [8]	Weng et al. [7]
Technology	0.35 µm CMOS	0.35 µm CMOS	$0.6 \ \mu m CMOS$	$0.35 \ \mu m \ CMOS$
Vdd	3.3V	3.3 V	5 V	3.3 V
Input/output swing range	100% of Vdd	100% of Vdd	80 % of Vdd	97 % of Vdd
Quiescent current	2.0 µA	7 µA	8.2 µA	7.4 μA
Settling time	1.5 μ s(rise)	2.7 μ s(rise)	8.3 µs	8 µs
	2.1 μ s(fall)	2.9 μ s(fall)	$(C_L = 30 \text{ pF})$	$(C_L = 600 \text{ pF})$
	$(C_L = 600 \text{ pF})$	$(C_L = 600 \text{ pF})$		




Fig. 7. Large scale step response, 600 pF load capacitance.




Fig. 8. Large scale step response, 30 pF load capacitance.

the proposed amplifier is superior in static power consumption and settling time. Compared with [4], the static power is reduced by 71 %.

IV. CONCLUSIONS

A low-power high-speed rail-to-rail buffer amplifier for LCD column driver is proposed. By utilizing a improved current summing circuit with embedded comparators, the buffer amplifier has fast and large driving capacity and drives little quiescent current, without paying for extra silicon area or complex architecture. Simulation with 0.35 μ m CMOS technology shows that the circuit draws only 2.0 μ A at static state, under a power supply of 3.3 V. The buffer amplifier has rail-to-rail input range with maximum tracking error of 0.16 LSB. In addition, it can drive a wide range of capacitive load, which indicates its potential in different size panels. Simulation results also show that it exhibits a settling time of 2.0 μ s for rising and 3.1 μ s for falling edge under voltage




Fig. 9. Settling times with different load capacitances

swing of 3.3 V within $\pm 0.2\%$ with 600 pF load capacitance. Compared with existing buffer amplifiers for LCD applications, this work is superior in static power consumption, input range and settling time. The proposed buffer amplifier can be an appropriate candidate for LCD source drivers.

ACKNOWLEDGMENT

The chip design in this work is supported by VLSI Design and Education Center(VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc.

REFERENCES

- C.W. Lu and K.J. Hsu, "A High-Speed Low-Power Rail-to-Rail Column Driver for AMLCD Application," IEEE J. Solid-State Circuits, vol.39, pp.1313-1320, Aug. 2004.
- [2] C.W. Lu, "Low-Power High-Speed Class-AB Buffer Amplifiers for Liquid-Crystal Display Singal Driver Application," J. Circuits, Syst. Comput., vol.11, no.4, pp.427-444, Aug. 2002.
- [3] P.C Yu and J.C Wu, "A Class-B output Buffer for Flat-Panel-Display Column Driver," IEEE J. Solid-State Circuits, Vol.34, pp.116-119, Jan. 1999.
- [4] C.W. Lu, "High-Speed Driving Scheme and Compact High-Speed Low-Power Rail-to-Rail Class-B Buffer Amplifier for LCD Applications," IEEE J. Solid-State Circuits, vol.39, pp.1938-1947, Nov. 2004.
- [5] P.R. Gray, P.J. Hurst, S.H. Lewis, and R.G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: John Wiley & Sons, 2001.
- [6] C.W. Lu and C.L. Lee, "A low power high speed class-AB buffer amplifier for flat panel display application," IEEE Trans. VLSI Syst, vol.10, pp.163-168, Apr. 2002.
- [7] M.C. Weng and J.C. Wu, "A compact low-power rail-to-rail class-B buffer for LCD column driver," IEICE Trans. Electron, vol.E85-C, no.8, pp.1659-1663, Aug. 2002.
- [8] T. Itakura, H. Minamizaki, T. Saito, and T. Kuroda, "A 402-output TFT-LCD driver IC With Power Control Based on the Number of Colors Selected," IEEE J. Solid-State Circuits, vol.38, pp.503-510, Mar. 2003.
- [9] R.J. Baker, H.W. Li, and D.E. Boyce, CMOS Circuit Design, Layout, and Simulation. New York: IEEE Press, 1997.