| Presentation | 2015-01-29 A Study on Normally-OFF Scheme for CMOS Analog Circuit Ryohei Hori, Toshio Kumamoto, Masayoshi Shirahata, Takeshi Fujino, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The power control using Noff (Normally-off) scheme for realization low power sensor node device is gathering a lot of attention. It is the technology that reduces power consumptions by cutting power-supplies for unused hardware even if application is running. For digital circuits, this technology is already introduced. For analog circuits, however there is concern about circuit's performance caused by voltage fluctuated of supply line. Therefore, the Noff scheme that control enable/disable of bias circuits for the analog circuits is proposed. A bias circuit is a part of the analog circuits which generates intermediate voltages for analog operation. The scheme has possibility of high-speed startup and cutoff, because it would not need to recharge and discharge the supply lines connected to several intentional and/or parasitic capacitors. In addition, acceleration method for bias settling is also introduced. Therefore, the scheme could be effective for Noff scheme for analog circuits. In this paper, the effect of the proposed Noff scheme for high-speed settling and power reduction is confirmed by SPICE simulation. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | |
| Paper # | ICD2014-112 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2015/1/22(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Study on Normally-OFF Scheme for CMOS Analog Circuit |
| Sub Title (in English) | |
| Keyword(1) | |
| 1st Author's Name | Ryohei Hori |
| 1st Author's Affiliation | Granduate School of Sience Engineering, Ritsumeikan University() |
| 2nd Author's Name | Toshio Kumamoto |
| 2nd Author's Affiliation | Faculty of Engineering, Osaka Sangyo University |
| 3rd Author's Name | Masayoshi Shirahata |
| 3rd Author's Affiliation | Faculty and Science of Engineering, Ritsumeikan University |
| 4th Author's Name | Takeshi Fujino |
| 4th Author's Affiliation | Faculty and Science of Engineering, Ritsumeikan University |
| Date | 2015-01-29 |
| Paper # | ICD2014-112 |
| Volume (vol) | vol.114 |
| Number (no) | 436 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |