Presentation 2014-12-01
Accelerating I/O-Intensive Applications with FPGAs
Takefumi MIYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Applications on FPGA enable to handle I/O signals to off-chip directly. Therefore, the applications have advantage of high-throughput and low-latency access to physical devices. Focusing on the development of applications that exploits high I/O performance of FPGA, this paper discusses I/O ports of FPGA, I/O performance in application-layer, schemes to improve the application performance, and development environment.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / Performance evaluation
Paper # ICD2014-76,CPSY2014-88
Date of Issue

Conference Information
Committee ICD
Conference Date 2014/11/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Accelerating I/O-Intensive Applications with FPGAs
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) Performance evaluation
1st Author's Name Takefumi MIYOSHI
1st Author's Affiliation e-trees.Japan, Inc.:Wasalabo, LLC.()
Date 2014-12-01
Paper # ICD2014-76,CPSY2014-88
Volume (vol) vol.114
Number (no) 345
Page pp.pp.-
#Pages 6
Date of Issue