| Presentation | 2014-12-19 Multiplex hidden imagery technology (II) : Implement on FPGA based hardware Hiroki TAGUCHI, Hisataka SUZUKI, Akihiko SHIRAI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This article contributes to develop multiplex-hidden image generation hardware implementation on FPGA. The technology is based on a new use of consumer passive 3D displays. The proposed algorithm, which named as ExPixel, can be realized hidden image and prior natural image for naked eyes, but it can be shown by a circular polarization filter selectively and simultaneously. The technique can be implemented in software and physical phenomenon thanks to high resolution of current passive 3D high definition displays, instead of any modified hardwares and/or special electronic devices. In this article, we reported a prototype of FPGA implementation of ExPixel on ATYLS platform with two HDMI input and one HDMI output in full HD resolution. It could tested on various hardware connectivity and it can enlarge new applications of multiplex hidden imagery, not only PC applications but also embedded platform like home electronics, broadcasting materials and video game consoles. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Image Processing / Multiplex Image / 3D / Real-time Operation / FPGA / Circuit Design |
| Paper # | SIS2014-79 |
| Date of Issue |
| Conference Information | |
| Committee | SIS |
|---|---|
| Conference Date | 2014/12/11(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Smart Info-Media Systems (SIS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Multiplex hidden imagery technology (II) : Implement on FPGA based hardware |
| Sub Title (in English) | |
| Keyword(1) | Image Processing |
| Keyword(2) | Multiplex Image |
| Keyword(3) | 3D |
| Keyword(4) | Real-time Operation |
| Keyword(5) | FPGA |
| Keyword(6) | Circuit Design |
| 1st Author's Name | Hiroki TAGUCHI |
| 1st Author's Affiliation | Kanagawa Institute of Technology() |
| 2nd Author's Name | Hisataka SUZUKI |
| 2nd Author's Affiliation | Kanagawa Institute of Technology |
| 3rd Author's Name | Akihiko SHIRAI |
| 3rd Author's Affiliation | Kanagawa Institute of Technology |
| Date | 2014-12-19 |
| Paper # | SIS2014-79 |
| Volume (vol) | vol.114 |
| Number (no) | 370 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |