Presentation	2014-11-27 Integrated-Circuit Countermeasures Against Side-Channel Information Leakage Noriyuki Miura, Daisuke Fujimoto, Makoto Nagata,
PDF Download Page	PDF download Page Link
Abstract(in Japanese)	(See Japanese page)
Abstract(in English)	This paper describes integrated-circuit countermeasures against information leakage from cryptographic processor ICs through side-channel information such as supply current or EM radiation of the ICs. Physical characteristics of the side-channel information leakage path are analyzed by utilizing an on-chip supply waveform monitor. As a proactive counter circuit against a power analysis attack, a supply-current equalizer is introduced. As a reactive against a EM analysis attack, a EM probe sensor is proposed. All the countermeasures are integrated in a test chip with a cryptographic processor core. The effectiveness is demonstrated with a silicon proof.
Keyword(in Japanese)	(See Japanese page)
Keyword(in English)
Paper #	CPM2014-124,ICD2014-67
Date of Issue

Conference Information
Committee	CPM
Conference Date	2014/11/20(1days)
Place (in Japanese)	(See Japanese page)
Place (in English)
Topics (in Japanese)	(See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To	Component Parts and Materials (CPM)
Language	JPN
Title (in Japanese)	(See Japanese page)
Sub Title (in Japanese)	(See Japanese page)
Title (in English)	Integrated-Circuit Countermeasures Against Side-Channel Information Leakage
Sub Title (in English)
Keyword(1)
1st Author's Name	Noriyuki Miura
1st Author's Affiliation	Graduate School of System Informatics, Kobe University()
2nd Author's Name	Daisuke Fujimoto
2nd Author's Affiliation	Graduate School of System Informatics, Kobe University
3rd Author's Name	Makoto Nagata
3rd Author's Affiliation	Graduate School of System Informatics, Kobe University
Date	2014-11-27
Paper #	CPM2014-124,ICD2014-67
Volume (vol)	vol.114
Number (no)	332
Page	pp.pp.-
#Pages	6
Date of Issue