講演名 2014/11/13
Interference-free memory assignment in multi-core chips is NP-hard
,
PDFダウンロードページ PDFダウンロードページへ
抄録(和)
抄録(英) We study the problem of finding a memory assignment for multi-core systems with 3D-stacked reconfiguration SRAMs. In this architecture, the SRAMs are partitioned into fixed sized tiles and are stacked on top of a layer of IP cores. The SRAM tiles are connected by a 2D mesh network, and each IP core has a vertical access port connected to the SRAM tile stacked on top of it. At run-time, the SRAM tiles can be divided into several memory areas, where each of the memory area is composed of a set of contiguous SRAM tiles and is accessed by only a single IP core. Targeting this architecture we study the problem of assigning memory tiles to processors. Given the capacity of the SRAM tiles and the memory requirement of each IP core, we want to assign memory tiles to processors. Specifically we wish to find an interference-free memory assignment. That is, a memory assignment where each processor has the block containing its access port assigned to it, and for each processor all its memory blocks are orthogonally connected on the memory grid. We show by a reduction from monotone planar 3-SAT that it is NP-complete to find an interference-free memory assignment. That is, to find a memory assignment where the memory area of each core is connected and contains its access port.
キーワード(和)
キーワード(英)
資料番号 Vol.2014-AL-150 No.18
発行日

研究会情報
研究会 CAS
開催期間 2014/11/13(から1日開催)
開催地(和)
開催地(英)
テーマ(和)
テーマ(英)
委員長氏名(和)
委員長氏名(英)
副委員長氏名(和)
副委員長氏名(英)
幹事氏名(和)
幹事氏名(英)
幹事補佐氏名(和)
幹事補佐氏名(英)

講演論文情報詳細
申込み研究会 Circuits and Systems (CAS)
本文の言語 ENG
タイトル(和)
サブタイトル(和)
タイトル(英) Interference-free memory assignment in multi-core chips is NP-hard
サブタイトル(和)
キーワード(1)(和/英)
第 1 著者 氏名(和/英) / YI-JUNG CHENI
第 1 著者 所属(和/英)
Department of Computer Science and Information Engineering, National Chi Nan University
発表年月日 2014/11/13
資料番号 Vol.2014-AL-150 No.18
巻番号(vol) vol.114
号番号(no) 312
ページ範囲 pp.-
ページ数 6
発行日