Presentation 2014-10-31
Proposal and Demonstration of InP Monolithic Stokes Vector Modulator
Takuo TANEMURA, Yuto KAWABATA, Masaru ZAITSU, Yoshiaki NAKANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) As a potential method in reducing the cost and power consumption of over 100-Gigabit coherent links, there is an increasing interest in utilizing the state-of-polarization of light more efficiently beyond the simple polarization multiplexing. In this work, we propose novel monolithically integrated Stokes vector modulators, which consist of waveguide-based polarization converters and polarization-dependent phase modulators in simple straight-line configurations. The proof-of-concept devices are fabricated on InP by employing the half-ridge InP/InGaAsP polarization converters and electro-optic phase modulators. We experimentally demonstrate polarization modulation over the two-dimensional surface of the Poincare sphere. With relatively simple fabrication and compatibility with other waveguide components, the proposed modulators should easily be integrated with other active components to offer potentially low-cost monolithic transmitters for the Stokes vector modulation formats.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) polarization modulation / III-V semiconductor optical devices / photonic integrated circuits
Paper # OCS2014-70,OPE2014-114,LQE2014-88
Date of Issue

Conference Information
Committee OCS
Conference Date 2014/10/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Optical Communication Systems (OCS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Proposal and Demonstration of InP Monolithic Stokes Vector Modulator
Sub Title (in English)
Keyword(1) polarization modulation
Keyword(2) III-V semiconductor optical devices
Keyword(3) photonic integrated circuits
1st Author's Name Takuo TANEMURA
1st Author's Affiliation Faculty of Engineering, The University of Tokyo()
2nd Author's Name Yuto KAWABATA
2nd Author's Affiliation Faculty of Engineering, The University of Tokyo
3rd Author's Name Masaru ZAITSU
3rd Author's Affiliation Faculty of Engineering, The University of Tokyo
4th Author's Name Yoshiaki NAKANO
4th Author's Affiliation Faculty of Engineering, The University of Tokyo
Date 2014-10-31
Paper # OCS2014-70,OPE2014-114,LQE2014-88
Volume (vol) vol.114
Number (no) 281
Page pp.pp.-
#Pages 6
Date of Issue