Presentation 2014-10-02
A Cache Memory with Line and Tile Data Accessibility
Baokang WANG, Yuki FUKAZAWA, Toshio KONDO, Takahiro SASAKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A cache memory subject to the process of conventional raster scan order is not suitable for efficient data process with locality of reference for more than 2-dimensions. For example, for motion estimation process which account for approximately 80% of the encoding process, even speeding up by the high parallel of the SIMD process, because it can not support 2-dimensional locality, frequent conflict miss or decline of transfer efficiency due to unnecessary data swap become the bottleneck. In this report, to eliminate the bottleneck, minimize conflict misses and unnecessary data swap, we proposed a cache memory with line and tile data accessibility which regard hierarchical tile data as conventional raster data to access and shown the function and configuration method of the proposed cache memory. Compared with conventional direct-mapped cache memory, it revealed that the increase of peripheral circuit scale is about 107% and both read and write porcess need one more cycle.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) H.264 / Motion Estimation / data locality
Paper # VLD2014-67,ICD2014-60,IE2014-46
Date of Issue

Conference Information
Committee ICD
Conference Date 2014/9/25(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Cache Memory with Line and Tile Data Accessibility
Sub Title (in English)
Keyword(1) H.264
Keyword(2) Motion Estimation
Keyword(3) data locality
1st Author's Name Baokang WANG
1st Author's Affiliation Graduate School of Engineering, Mie University()
2nd Author's Name Yuki FUKAZAWA
2nd Author's Affiliation Graduate School of Engineering, Mie University
3rd Author's Name Toshio KONDO
3rd Author's Affiliation Graduate School of Engineering, Mie University
4th Author's Name Takahiro SASAKI
4th Author's Affiliation Graduate School of Engineering, Mie University
Date 2014-10-02
Paper # VLD2014-67,ICD2014-60,IE2014-46
Volume (vol) vol.114
Number (no) 232
Page pp.pp.-
#Pages 6
Date of Issue