Presentation 2014-10-16
Comparison of Matrix and Circuit Partitioning Approaches for Analysis of Large Scale RLC Circuits
Yuichi TANJI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Fast simulation techniques of large scale RLC networks with nonlinear devices are presented. When scale of nonlinear part in a circuit is much less than the linear part, matrix or circuit partitioning approach is known to be efficient. In this paper, these partitioning techniques are used for the conventional transient analysis using an implicit numerical integration and the circuit-based FDTD method, whose efficiency and accuracy are evaluated.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) SPICE / Inductance / Capacitance / Signal/Power Integrity / FDTD
Paper # CAS2014-55,NLP2014-49
Date of Issue

Conference Information
Committee CAS
Conference Date 2014/10/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Circuits and Systems (CAS)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Comparison of Matrix and Circuit Partitioning Approaches for Analysis of Large Scale RLC Circuits
Sub Title (in English)
Keyword(1) SPICE
Keyword(2) Inductance
Keyword(3) Capacitance
Keyword(4) Signal/Power Integrity
Keyword(5) FDTD
1st Author's Name Yuichi TANJI
1st Author's Affiliation Dept. of Electronics and Information Engineering, Kagawa University()
Date 2014-10-16
Paper # CAS2014-55,NLP2014-49
Volume (vol) vol.114
Number (no) 249
Page pp.pp.-
#Pages 6
Date of Issue