| Presentation | 2014-09-18 Dynamically reconfigurable protocol-processing hardware for communications SoC Saki HATTA, Nobuyuki TANAKA, Satoshi SHIGEMATSU, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We propose an architecture of dynamically reconfigurable hardware for protocol processing (DRHPP) for a communications system on a chip (SoC) in access networks to provide flexibility with high area efficiency. The DNPP enables the modification and addition of various commumications-protocol-processing functions. Our architecture consists of three types of cells. The optimized number of these types of cells for the intended protocol processing can be implemented for increasing cell-utilization efficiency, which can decrease the total area. Additionally, the best granularity for the cell also contributes to a decrease of the total area. We implemented a protocol-processing circuit using DRHPP for protocol-frame parser processing. Implementation results show the proposed architecture improves flexibility with only a 33% area penalty in comparison with a hard-wired protocol-processing circuit. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | communications-protocol processing / area efficiency / optimized cell / communications SoC / access networks |
| Paper # | RECONF2014-22 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2014/9/11(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Dynamically reconfigurable protocol-processing hardware for communications SoC |
| Sub Title (in English) | |
| Keyword(1) | communications-protocol processing |
| Keyword(2) | area efficiency |
| Keyword(3) | optimized cell |
| Keyword(4) | communications SoC |
| Keyword(5) | access networks |
| 1st Author's Name | Saki HATTA |
| 1st Author's Affiliation | NTT Device Innovation Center, NTT Corporation() |
| 2nd Author's Name | Nobuyuki TANAKA |
| 2nd Author's Affiliation | NTT Device Innovation Center, NTT Corporation |
| 3rd Author's Name | Satoshi SHIGEMATSU |
| 3rd Author's Affiliation | NTT Device Innovation Center, NTT Corporation |
| Date | 2014-09-18 |
| Paper # | RECONF2014-22 |
| Volume (vol) | vol.114 |
| Number (no) | 223 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |